Colleen is the code name for a video game-home computer product that contains a modified 6502 microprocessor, 4 I/O chips, operating system rom, and expandable ram, and several

MSI chips for address decoding and data bus buffering.

This manual is intended to primarily describe the 4 I/O chips in sufficent detail to allow experienced programmers to create the operating system code and to create assembly language application ROMS, such as video games. All 4 Input-Output chips are controlled by the microprocessor by writing directly into their registers which are decoded to exist in microprocessor memory space just as RAM does. These I/O chips can also be interogated by the microprocessor by reading simmilar registers.

It is realy not necessary for the programmer to know which I/O functions are performed by which of the 4 chips, however it

does help in learning these functions.

CHIP NAME	FUNCTION
ANTIC	DMA(direct memory access) control. NMI(non maskable interupt) control. Vertical and Horizontal fine scrolling Light pen position registers Vertical line counter WSYN(wait for horiz. sync)
CTIA	Priority control (display of overlaping objects) Color- Lum control(colors and brightness assigined to all objects including DMA objects from ANTIC) PLAYER-MISSILE objects (4 players & 4 missiles) Graphics registers Size control Horiz. position control Collision detection between all objects Switches and triggers(misc. I/O functions)
POKEY	Keyboard scan and control Serial communications port (bidirectional) Pot scan (digitizes position of 8 independent pots) Audio generation(4 channels) Timers IRQ(maskable interupt) control Random number generator
PIA	Controller(Joy stick) jacks read or write Peripheral control and interupt lines IRQ(maskable)interupt control from peripherals

The next few pages will introduce some of the concepts needed to understand the Colleen I/O system.

The primary function of the Antic chip is to fetch data from memory (independent of the microprocessor) for display on the TV screen. It does this with a technique called direct memory access or DMA. It requests the use of the memory address and data bus by sending a signal called HALT to the microprocessor, causing the processor to become "TRI-STATE"

(open circuit) all durring the next computer cycle. The ANTIC chip then takes over the address bus and reads any data it wishes from memory. Another name for this type of DMA is "cycle stealing."

Once initiated, this DMA is completly and automatically controlled by the Antic chip without need for further microprocessor intervention. The DMA control circuit on the Antic chip resembles a small dumb microprocessor. By halting the main microprocessor it can fetch it's own instructions from memory(the display list) addressed by its program counter (display list pointer). Each instruction defines the type (alpha character or memory map), and the resolution(size of bits on the screen), and the location of data in memory, to be displayed on the next group of lines.

In order to begin this DMA the main microprocessor must store a display list of instructions in memory, store data to be displayed in memory, tell the Antic where the display list is(initalize the display list pointer) and enable the DMA control flags on the

Antic(DMACTL register).

In addition to the type of DMA described above, that is used to generate Alpha Numeric characters and memory map (playfield) displays, the Antic chip simultaniously controls another DMA channel. This type of DMA addresses PLAYER-MISSILE graphics data stored in memory and passes the graphics data on to the CTIA chip graphics registers. This type of DMA (if enabled) occurs automatically interspersed with the playfield DMA described previously. This PLAYER-MISSILE DMA has no display list or instructions, and is therefore much simplier than the PLAYFIELD DMA.

In order to begin PLAYER-MISSILE DMA the main microprocessor simply tells the Antic chip where the data is located in memory (loads the player-missile base register PMBASE) and enables the proper DMA control flags on the Antic chip (DMACTL reg.) and

on the CTIA chip (GRACTL reg.).

In addition to the two types of DMA described above, the Antic chip also generates DMA addresses for the refresh of the dynamic memory RAMS used in this system. This is also completly automatic and need be considered by the programmer only if he is concerned with real time programming where an exact count of the computer cycles remaining(after the 3 types of DMA have taken their cycles) is important.

The data fetched by the Antic with PLAYFIELD DMA (Alpha characters or memory map) is stored in a shift register and converted into real time serial output for transmission to the CTIA chip where it is assigned a color-luminance, and compared against other displayed objects for collision detection and

priority assignment.

The data addressed by Antic PLAYER-MISSILE DMA(players and missiles) is routed directly to shift registers on the CTIA chip where it is converted into real time serial data representing individual players and missiles, which are assigined color-lum values and compared against each other and Playfield for collision detection and priority assignment.

There are basically two types of objects produced by the I/O chips for display on the TV screen; graphics objects and playfield objects. Area on the screen where there are no objects is called Background. Background is not the same as blank or black. It is simply the area where objects are not.

Graphics objects are further divided into Players and Missiles. They are limited in width to 8 bits for each player and 2 bits for each missile. Their vertical height is unlimited. Their horizontal position on the screen is determined by a horizontal position register for each object. Player-Missile data can be fetched from memory by the microprocessor or by the Antic chip (using Player-Missile DMA). This data is then stored by the microprocessor(or automatically by DMA) in registers on the CTIA chip where it is held and outputed to the TV screen whenever the horizontal sync counter equals one of the horizontal position registers. Players and missiles will appear as vertical bars unless their data registers are changed by the microprocessor(or by the data in memory if in Player Missile DMA) durring the actual screen display time.

Playfield objects are further divided into Memory map and Characters. Unlike Player-Missile objects that can be moved by simply changing their horiz.position register, Playfield objects have a location on the screen that is determined by their location in memory, and by parameters stored by the microprocessor in the DMA display list in memory. Memory Map playfield data is fetched from memory automatically by the Antic chip where it is placed in a shift register and converted to serial output for the TV display. Character playfield data, in contrast, requires two fetches from memory by the Antic chip. First the Antic fetches the names of the characters from memory and places them in a shift register. These character names are then used to address the actual data which is fetched from memory and converted to serial output for the TV display. All playfield serial output data passes through the CTIA chip before being sent to the TV display. There it is assigined Color-luminance and Priority and tested for Collisions

with Graphics objects

A color luminance register is used on the CTIA chip for each Player-Missile and Playfield type. Each Color-lum register is loaded by the microprocessor with a code representing the desired color and luminance of it's corresponding Player-Missile or Playfield type. As the serial data passes through the CTIA chip it is "impressed" with the color and luminance values contained in these registers, before being sent to the TV display.

PRIORITY

When moving objects such as players and missiles, overlap on the TV screen(with each other or with Playfield)a decision must be made as to which object shows in front of the other. Objects which appear to pass in front of others are said to have Priority over the ones they pass in front of. Priority is assigined to all objects by the CTIA chip before the serial data from each object is combined with the other objects and sent to the TV screen.

The priority of objects can be controlled by the microprocessor by writing into the control register PRIOR. The functions of the

bits in this register are given in the table on page B4.

COLLISIONS

Overlaping objects are considered to have collided. This is detected by a real time occurance of simultanious serial data from more than one object generator. Hardware register bits are used to store 60 of the possible 72 collisions. These collision bits can be read by the Microprocessor as described on pg.11 and B6.

INTERUPTS

Interupts are described extensivly on pg.20. Below is a brief list to itemize the types of interupts provided.

Instruction interupt. (requested by any display instruction)
Vertical Blank int. (req. by beginning of vertical blank)
Reset button int. (req. by pushing reset button on panel)
Break key int. (req. by pushing break key)

Other key int. (reg. by pushing any key)
Serial input int. (req. by serial port input)

Serial output int. (req. by serial port output)
Transmission finished int. (req. by serial port output)

Timer interupts (3 each, req.by audio timers)

Peripheral interupts(2 each, req.by serial port devices) Almost all of these interupt sources can be masked on command of the microprocessor and have status bits which can be interogated and reset by the microprocessor. Even the interupts defined as "non maskable"(NMI) on the microprocessor have mask bits on the I/O chips which can be set by the microprocessor.

WSYN

In addition to a Vertical Blank Interupt, which allows the microprocessor to synchronize to the vertical TV display, this system also provides a Wait for Horizontal Sync (WSYN) command that allows the Microprocessor to synchronize itself to the TV horizontal line rate. This sync takes effect when the processor writes to an I/O location called WSYN, whenever it desires horizontal synchronization. Writing to this address sets a latch which pulls to zero a pin on the microprocessor called READY. When READY goes to zero the microprocessor stops and waits. The tatch is automatically reset(returning READY true) at the beginning of the next horizontal blank interval, releasing the microprocessor to resume program exicution.

Name	SCROLL		V	XI	1	X		X		X		X		X	+	IV.	Horizontal Scrolling
Name	SCROLL		X	XI			X	X			X	X			X	V	Vertical Scrolling
TINTERUPE 100	LD MEM SCAN				X	X	X	X					X	X	X	V	scan (3
1000 1000 1000 1000 1000 1000 1000 100	INST INTERUPT		-		-				X	X	X	X	X	X	X	V	instruction
2. 10	BLK 1	00							80								-
8. Blank 3 thru 7 lines 8. Blank 8 lines 8. Blank 8 lines 8. Col. 2. E.	2	10				*	45		90		i				-		0
8,	3-7	3							.0,								3 thru 7
40,2,8) 62,12 22 32 42 52 62 72 82 92 A2 B2 C2 D2 E2 F2 40,4,8) 62,13 23 33 43 53 63 72 83 93 A3 B3 C3 D3 E3 F3 40,4,16) 63,13 23 33 43 53 63 72 83 93 A3 B3 C3 D3 E3 F3 40,4,16) 64,14 24 34 44 54 64 74 84 94 A4 B4 C4 D4 E4 E4 40,4,16) 65,15 25 35 45 55 65 75 85 95 A5 B5 C5 D5 E5 F5 700,17 27 37 47 57 67 77 87 97 87 87 87 87 87 87 87 87 87 87 87 87 87	.8	120		-					F0								ω
40,2,8) 02 12 22 32 42 52 62 72 82 92 A2 B2 C2 D2 E2 F2 40,4,8) 04 14 24 34 44 54 64 74 84 94 A4 B4 C4 D4 E4 F4 40,4,16) 05 15 25 35 45 55 65 75 85 95 A5 B5 C5 D5 E5 F5 (20,5,16) 07 17 27 37 47 57 67 77 87 87 97 A7 B7 C7 D7 E7 (20,5,16) 08 18 28 38 48 58 68 78 88 98 A8 B8 C8 D8 E8 F8 (80,4,4) 04 14 24 34 45 54 64 78 88 98 A8 B8 C8 D8 E8 F8 (80,2,4) 09 19 29 39 49 59 69 79 89 99 A9 B9 C8 D8 E8 F8 (160,2,2) 00 10 20 30 40 50 67 C8 C9 C8	JMP	0							81					,	mra wyd		(3 byte
(40,2,8)	JVB	4.		-					5								Jump & wait for wert, Blank
(40,2,10) 03 13 23 33 63 73 83 93 83 64 64	CHR(40,2,8)		-	W.		111		T.			A2	-				2	(ALSO 3
(40,4,8) 04 14 24 54 64 74 84 94 A4 B4 C4 B4	(40,2,10)	03 1		3	4	5	9	73	83		A3	B3			33 II	33	
(40,4,16) 05 15 25 45 55 65 75 85 95 85 95 85 85 85 86	(40,4,8)	04 1	4 2	n	4	5	9	74	84		A4				allows at "	4	
(20,5,8) 06 16 26 66 76 86 96 A6 B6 D6 B6 <	(40,4,16)	05 1		3	5 4	5 55		75			A5	B5		-	-	5	CHARACTER
(20,5,16) 07 17 27 37 47 57 67 77 87 87 87 87 87 87 88 98 AB BB C9 D7 E7 F7 77 87 88 98 AB BB C9 D9 E8 F8	10	1 90	2	3	6 4	5 56	9	19			A6	B6			MAN CONTRACT	9.	INSTRUCTIONS
(40,4,8) 08 18 28 88 98 A8 B8 CB DB BB CB DB BB CB DB BB BB CB BB BB CB BB BB BB CB BB CB BB BB CB BB BB CB BB CB	(20,5,16)	07 1	7 2	7 3	7 4'	7 57		77	87	16	A7	B7			E7 1	37	
(80,2,4) 09 19 29 39 49 59 69 79 89 99 A9 B9 C9 D9 E9 F9 (80,4,4) 0A 1A 2A 3A 4A 5A 6A 7A 8A 9A AA BA CA DA EA FA (160,2,2). 0B 1B 2B 3B 4B 5B 6B 7B 8B 9B AB BB CB DB EB FB (160,4,1) 0C 1C 2C 3C 4C 5C 6C 7C 8C 9C AC BC CC DC EC FC (160,4,1) 0E 1E/2E 3E 4E 5E 6F 7F 8F 9F AF BF CF DF EF FF (160,4,1) 0F 1F/2E 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF FF (320,2,1) 0F 1F 2F 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF FF	MAP(40,4,8)	08 1				11	-		88	98	A8	88			-	8	
(80,4,4) OA 1A 2A 3A 4A 5A 6A 7A 8A BA CA DA EA FA (160,2,2). OB 1B 2B 3B 4B 5B 6B 7B 8B 9B AB BB CB DB EB FB (160,4,1) OC 1C 2C 3C 4C 5C 6C 7C 8C 9C AC BC CC DC EC FC (160,4,1) OE 1E 2E 3E 4E 5E 6E 7E 8E 9E AE BE CE DE EE FE (160,4,1) OF 1E 2E 3E 4E 5E 6F 7E 8F 9F AF BF CF DF EF FF (320,2,1) OF 1F 2F 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF FF	(80,2,4)	09 11				-	9	7	89	66	49	B3				5	
(160,2,2). OB 1B 2B 3B 4B 5B 6B 7B 8B 9B AB BB CB DB EB FB (160,2,1) OC 1C 2C 3C 4C 5C 6C 7C 8C 9C AC BC C DC EC FC (160,4,2) OD 1D 2D 3D 4D 5D 6D 7D 3D 9D AD BD CD DD ED FD (160,4,1) OE 1E 2E 3E 4E 5E 6E 7E 8E 9E AE BE CE DE EE FE (320,2,1) OF 1F 2F 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF FF	(80,4,4)	OA 1	-	-	A 4.	A 54		-		PA B	AA	BA	-	-	-	P.A	
(160,2,1) OC 1C 2C 3C 4C 5C 6C 7C 8C 9C AC BC CC DC EC FC (160,4,2) OD 1D 2D 3D 4D 5D 6D 7D 3D 9D AD BD CD DD ED FD (160,4,1) OE 1E 2E 3E 4E 5E 6E 7E 8E 9E AE BE CE DE EE FE (320,2,1) OF 1F 2F 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF FF	(160,2,2).				B 4	B 51		-	-	9B	AB	BB				E.B.	MEMORY MAP
(160,4,2) OD 1D 2D 3D 4D 5D 6D 7D 3D 9D AD BD CD DD ED FD (160,4,1) OE 1E 2F 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF FF (320,2,1) OF 1F 2F 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF FF	(160,2,1)				0 4	0.50		_	-	96	AC	BC	_			FC	MODE WOLDOWS
(160,4,1) OE 1E 2E 3E 4E 5E 6E 7E 8E 9E AE BE CE DE EE (320,2,1) OF 1F 2F 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF	(160,4,2)		-				-			90	AD	BD				B	
(320,2,1) OF 1F 2F 3F 4F 5F 6F 7F 8F 9F AF BF CF DF EF	" (160,4,1)		五 2	-			in the same			9E	AE	BE	-			FE	
	_	-				-		7 TE			AF	BF		-		FF	
				1						•							

OP- C6 DES DISPLAY INSTRUCTION

VERTICAL AND HORIZONTAL FINE SCROLLING

Playfield objects are difficult to move smoothly. Memory map playfield can be moved by rewriting sections of memory, however this is extremely time consuming if large sections of the screen must be moved smoothly. Character playfield objects can be moved easily in a jerkey fasion by changing the memory scan counter, however this results in a large position jump from one character position to another, not a smooth motion. For this reason hardware registers and counters are provided to allow smooth horizontal or vertical motion, up to one character width horizontally and up to one character height vertically. After this much smooth motion has been done by increasing the value in these registers, memory is rewritten or the memory scan counter is modified and smooth motion is resumed for another character distance. The details of the use of these registers is given on pg.12 and pg.A4

LIGHT PEN

A "light pen" input is provided which is connected to the Antic chip. This light pen signal captures the value of the vertical line counter and the horizontal sync counter in two registers, PENV and PENH, whenever the signal goes from true to false because of light falling on the light pen. The microprocessor can then read these two registers to determine the pen vertical and horizontal position.

VERTICAL LINE COUNT

The microprocessor can also read a location that contains the present TV line number being displayed. This allows the microprocessor to modify the display depending on the present vertical location of the TV spot creating the display.

OBJECT GENERATION

OBJECTS CAN BE GENERATED EITHER AS PLAYFIELD OR AS PLAYER-MISSILE GRAPHICS. (SEE PG 2) THESE ARE TWO DISTINCT, ALMOST INDEPENDENT, OBJECT GENERATING CIRCUITS.

PLAYER-MISSILE GRAPHICS GENERATION

THERE ARE 8 GRAPHIC DISTECTS, 4 PLAYERS AND
4 MISSILES. THE 4 MISSILES MAY BE GROUPED TOGETHER
AND USED AS A 5TH PLAYER, THESE OBJECTS ARE POSITIONED
HURIZONTALLY BY 8 HORZ. POSITION REGISTERS. (HPOS(X)),
THESE REGISTERS MAY BE RELOADED AT ANY TIME BY
THE PROCESSOR, ALLOWING AN OBJECT TO BE REPLICATED
MANY TIMES ACROSS A HORIZONTAL TO LINE.

THE SHAPE OF A PLAYER-MISSILE IS DETERMINED BY THE DATA IN ITS GRAPHICS REGISTER (GRAF(X)). PLAYERS HAVE INDEPENDENT & BIT GRAPHIC REGISTERS. THE FOUR MISSILES HAVE 2 BIT REGISTERS (LOCATED WITHIN ONE ADDRESS). THESE REGISTERS MAY ALSO BE RELOADED AT ANY TIME BY THE PROCESSOR, ALTHOUGH THEY ARE USEVALY CHANGED DURING HORIZONTAL BLANK TIME. THE DATA IN EACH GRAPHICS REGISTER IS PLACED ON THE DISPLAY WHENEVER THE HORIZONTAL SYNC COUNTER EQUALS THE CORRESPONDING HORIZONTAL POSITION REGISTER. THE SAME DATA WILL BE DISPLAYED EVERI LINE UNLESS THE GRAPHIC REGISTERS ARE RELOADED WITH NEW DATA.

THE PLAYER-MISSIVE GRAPHIC REGISTERS MAY BE RELUADED BY THE MICROPRICESSOR (GRAF(X)), OR AUTOMATICALLY DIRECTLY FROM MEMORY WITH DIRECT MEMORY ACCESS (DMA).

THE PROGRAMER MYST PLACE THE OBJECT GRAPHICS IN MEMORY, (SEE PG 3), WRITE THE PLAYER-MISSIVE BASE ADDRESS (PMBASE), AND ENABLE PLAYER-MISSIVE DMA (DMACTL, GRACTL). THE TRANSFER OF OBJECT GRAPHICS FROM MEMORY TO DISPLAY IS THEN FULLY AUTOMATIC.

PLAYFIELD GENERATION

PLAYFIELD IS ALLWAYS GENERATED BY DMA.

THERE ARE 4 TYPES OF PLAYFIELD, EACH IDENTIFIED BY

ITS OWN COLDR-LUM REGISTER AND CULLISION DETECTION.

PLAYFIELD 15 GENERATED BY TWO DIFFERENT DMA

TECHNIQUES; MEMORY MAP AND CHARACTER. BOTH


METHODS PROVIDE AUTUMATIC DMA DISPLAY, CONTRUCED

BY A DISPLAY LIST OF INSTRUCTIONS IN MEMORY, INDEPENDENT

OF THE PLAYER-MISSILE CENERATION







OBJECT DISPLAY SOURCES

PLAYER-MISSILE DMA

THE DISPLAY LIST IS A SEQUENCE OF
DISPLAY INSTRUCTIONS STORED IN MEMORY.
THESE INSTRUCTIONS ARE EITHER UNE BYTE,
OR 3 BYTES LONG. THE DISPLAY LIST CAN
BE CONSIDERED A DISPLAY PROGRAM, AND THE
DISPLAY LIST COUNTER THAT FETCHES THESE

INSTRUCTIONS CAN BE THOUGHT OF AS A DISPLAY
PROGRAM COUNTER, (10 BIT COUNTER PLUS & BIT BASE REG.)
THE DISPLAY LIST COUNTER CAN BE INITALIZED

AT ANY TIME BY WRITING TO DLISTH AND DLISTL.

ONCE INITALIZED THIS COUNTER VALUE IS USED TO

ADDRESS THE DISPLAY LIST, FETCH THE INSTRUCTION,
DISPLAY 1 TO 16 LINES OF DATA ON THE TV SCREEN,
INCREMENT THE DISPLAY LIST COUNTER, FETCH THE

NEXT DISPLAY INSTRUCTION, AND SO ON AUTOMATICALLY
WITHOUT MICROPROCESSOR CONTROL (SEE PS. AI FOR DLIST BITS)

EACH INSTRUCTION DEFINES THE TYPE (ALPHA CHARACTER OR MEMORY MAP) AND THE RESOLUTION (SIZE OF BITS ON SCREEN) AND THE LOCATION OF DATA IN MEMORY TO BE DISPLAYED, FOR A GROUP (I TO 16) OF LINES. EACH GROUP OF LINES IS CALLED A DISPLAY BLOCK.

DISPLAY INSTRUCTION FORMAT

EACH INSTRUCTION CONSISTS OF EITHER AN OPCODE ONLY, OR OF AN OPCODE POLLOWED BY 2 BYTES OF OPERAND.

OPCODE

SINGLE BYTE DISPLAY INSTRUCTION

OPERANO

THE OPCODE IS ALLWAYS FETCHED FIRST AND PLACED IN THE INSTRUCTION REGISTER. THIS OPCODE DEFINES THE TYPE OF INSTRUCTION (ONE OR THREE BYTE) AND WILL CAUSE TWO MORE BYTES TO BE FETCHED IF NEEDED. IF FETCHED, THESE NEXT 2 BYTES WILL BE PLACED IN THE MEMBRY SCAN COUNTER, OR IN THE DISPLAY LIST COUNTER (IF INSTRUCTION IS A JUMP).

42.382 100 SHEETS 5 SQUARE 42.382 100 SHEETS 5 SQUARE 42.389 200 SHEETS 5 SQUARE

DISPLAY INSTRUCTION REGISTER

THIS REDISTED IS NOT DIRECTLY ACCESSABLE BY THE PROGRAMER, IT IS LOADED WITH THE OPCODE OF EACH INSTRUCTION,

07	06	D5	D4	03	מכ	DI	DA
X	0	0	0	0	0	0	0
X	O	O	1	0	0	0	0
X	i	1	1	0	0	0	0
0	×	X	X	×	×	Х	X
1	×	×	×	×	×	×	×
X	0	X	X	0	D	D	
X		X	. X	0	0	0	1

0	X	X	×	×	X	X	X
1			×	X	×	×	×
		X	×	×	×	×	×
		0	×	X	X	×	×
		1	×	×	\times	\times	\times
			0	X	×	×	X
				×	X	X	X

BLANK 1 LINE ACTUALLY
BLANK 2 LINES BACK GROWN
COLOR-LUM
NOT BLACK.

NO INTERUPT

INTERUPT (BIT 7 OF NMI STATUS)

JUMP

JUMP AND WAIT (NO DISPLAY) UNTILL END OF NEXT VERTICAL BLANK TIME, (JUMPS ARE 3 BYTES AND THEY RELOAD DISPLAY LIST COUNTER)

NO INTERUPT INTERUPT (BIT 7 OF NMI STATUS)

ONE BYTE INST. SRELOAD MEM. SCAN COUNTER)

NO VERTICAL SCROLL

VERTICAL SCROLL

NO HORIZONTAL SCROLL HURIZONTAL SCROLL

(DISPLAY MODE OF CODES (JUMP + BLANK EXCLUSED) SEE LIST OF DISPLAY MODES ON PG. 7 10 +11

MEMORY SCAN COUNTER

THIS COUNTER IS NOT DIRECTLY ACCESSABLE BY THE PROGRAMER. IT IS LOADED WITH THE VALUE IN THE LAST 2 BYTES OF A 3 BYTE (NON JUMP) INSTRUCTION, THIS COUNTER POINTS TO THE LOCATION (ADDRESS) IN MEMORY OF DATA TO BE DIRECTLY DISPLAYED (MEMORY MAP DISPLAY) OR TO THE LOCATION OF CHARACTER NAME STRINGS TO BE INDIRECTLY DISPLAYED (CHARACTER DISPLAY).


COUNTER, THIS IMPLIES A CONTINUATION IN MEMORY OF DATA TO BE DISPLAYED FROM THAT DISPLAYED BY THE PREVIOUS INSTRUCTION, SINCE THIS COUNTER REALY

REPOSITIONED WITH A 3 BYTE TYPE OF INSTRUCTION, (NON JUMP 3 BYTE INSTRUCTION)


CONSISTS OF 4 BITS OF REGISTER AND 12 BITS OF ACTUAL COUNTER, A CONTINUOUS MEMORY BLOCK CANNOT CROSS 4 K

MEMORY MAP DISPLAYS

DISPLAY DATA IS FETCHED DIRECTLY BY THE MEMORY SCAN COUNTER AND PLACED IN A SHIFT REGISTER. THIS SHIFT RECISTER 15 USED TO DISPLAY AS MANY LINES AS REQUIRED BY THE DISPLAY INSTRUCTION.



SHIFT REGISTER TO GIVE A TWO BIT DEEP DISPLAY,
THE TWO BITS OF DEPTH ALLOW EACH DISPLAY DOT TO
BE IDENTIFIED AS BACKGROUND (BOTH BITS ZERO) OR AS
ONE OF 3 TIPES OF PLAYFIELD.



MEMURY MAP DISPLAY INSTRUCTIONS


DATA IN MEMIRY (ADDRESSED BY THE MEMURY SCAN COUNTER) IS DISPLAYED DIRECTLY WHEN EXECUTING A MEMDRY MAP DISPLAY INSTRUCTION. AS DATA IS BEING DISPLAYED IT IS ALSO STORED IN A SHIFT REGISTER SO THAT IT CAN BE REDISPLAYED FOR AS MANY TV LINES AS REQUIRED

BA	THE INSTRUCTION.	STD.		INST	
-	USTRUCTION REGISTER BITS)	HORIZ.	COLOR	VERT	
3210	OUTPUT DISPLAYED BY EACH BYTE	DISPLD,	0=0	LINES	1
1111	1/2 CLOCK -> K TO LINE	320	PFZ PFI (LUM ONLI)	1.	8
1110	ICLOCK - TTV LINE	160	BK PFO PFI PFZ	I	
1101	I CLOCK -> K 2 TV LINES	160	BK PFO PFI PF2	2	7
1100	I CLOCK -> I - ITV LINE	160	BK PFO	1	6
1011	1 CLOCK > P	160	BK PFB	2	
1010	2 CLOCKS > ATV LINES	80	BK PFO PF1 PF2	4	5
1001	2 CLUCKS -> + TV LINES	80	BK PFØ	4	4
1000	4-CLOCKS > K 8 TV LINES	40	BK PFO PFI PFZ	8	3

NOTE; ALL MEMORY MAP AND CHARACTER INSTRUCTIONS DISPLAY DATA AS AS ONE OF 4 TYPES OF PLAYFIELD OR BACKGROUND, EACH WITH IT'S OWN SEPARATE COLOR-LUM REGISTER.


CHARACTER DISPLAYS

CHARACTER NAMES (CODES) ARE FETCHED BY THE MEMIRY SCAN COUNTER, AND ARE PLACED IN A SHIFT REGISTER. ON ANY GIVEN LINE OF DISPLAY, THE SHIFT REGISTER ROTATES CHANGING ONLY THE NAME PORTION OF THE CHARACTER ADDRESS. AS SHOWN BELOW.



AFTER A FULL LINE OF CHARACTER DATA HAS BEEN DISPLAYED THE A LINE COUNTER INCREMENTS. THE NEXT LINE AGAIN ADDRESSES ALL CHARACTERS BY NAME FOR THAT A LINE NUMBER.

ONLY THE MOST SIGNIFICANT 5, OR 6 BITS OF THE CHARACTER BASE REGISTER ARE USED IN THE FINAL ADDRESS, DEPENDING ON THE INSTRUCTION TYPE. CHARACTER SETS THEREFORE COME IN 2 DIFFERENT SIZES; 512, AND 1024 TOTAL BYTES (MAX).



CHAR. INSTRUCT. CUDE	CHAR DISPLAY TYPE	SET LENGTH (BASE (RESOLUTION)	NUMBER OF CHAR. IN SET	BYTES PER CHAR
Ollx	20×5	5.12 BYTES	64	8
Olox	40 ×4.	1024 BYTES	128	8
OOIX	40×2	ID24 BYTES	128	8

BASE = N * BLOCK LENGTH

DIFFERENT PORTIONS OF THE CHARACTER NAME ARE USED IN THE FINAL ADDRESS, ALSO DEPENDING ON THE INSTRUCTION TYPE AS SHOWN IN THE FOLLOWING LIST OF CHARACTER INSTRUCTIONS.

CHARACTER DISPLAY INSTRUCTIONS

DATA IN MEMORY (ADDRESSED BY THE MEMORY

SCAN COUNTER) IS NOT DISPLAYED DIRECTLY WHEN

EXECUTING A CHARACTER DISPLAY INSTRUCTION. THE

MEMORY SCAN COUNTER POINTS INSTEAD TO A LIST OF

CHARACTER NAMES. THIS LIST OF NAMES MIGHT FOR EXAMPLE

CONTAIN THE ASCI CODE NAMES FOR ALPHA-NUMERIC

CHARACTERS TO BE DISPLAYED. THIS NAME LIST IS

FETCHED BY THE MEMORY SCAN COUNTER AND PLACED

IN A SHIFT REGISTER. THESE CHARACTER NAMES ARE THEN

COMBINED WITH THE TY LINE COUNT, AND THE CHARACTER

BASE ADDRESS, TO CREATE THE CHARACTER ADDRESS

THAT ACTUALLY FETCHES CHARACTER DATA TO BE

DISPLAYED. (SEE "CHBASE" PG .__) STD INST. HORZ DUTPUT DISPLAYED BY EACH BYTE COLOR VERT. IR BITS CHAR. TY LUM (ALL CHARACTERS ARE & BYTES HIGH) 3210 DISPLD. 1 CLOCK-> BK 7 6 5 4 3 2 1 0 > BACKGROUND ATAD PFO 0111 20 16 FOUR PF PFI CODES PF2 PF3 NAME 7 6 5 + 3 -2 (20×5) USED IN = 5 CHARACTER ADDRESS SAME AS ABOVE EXCEPT EACH DATA 20 SAMET 8 0110 BYTE SHOWN FUR I LINE INSTEAD OF 2 1 CLOCK-4 LODES. BK PFA DATA PFI 0101 PF2 CALTERABLE PF SELECTION NAME 16 5 4 3 2 40 = 4 (40×4)

-USED IN CHAR-ADDRESS

SAMET

40

8

SAME AS ABOVE EXCEPT EACH DATA

0 1 0 0 BYTE SHOWN FOR I LINE INSTEAD OF 2

CHARACTER DISPURY INSTRUCTIONS

REG. BITS	OUTPUT DISPLAYED BY EACH BYTE (CHARACTURS ARE ALL & BYTES HIGH)	STD HORZ. CHARS. DISPLD.	COLOR	VERT TV LINES	
	V2CLOCK → 1 PF TYPE DATA 7 6 5 4 3 2 1 0 → 1 PF TYPE + BKGNO.	40	BK PFO = 2	10	6
0011 (40×2)	NAME 7 6 5 4 3 C 1 0 INVERT- BLANK FLAG (SEE CHCTL) USED IN CHARACTER ADDRESS (LOWER CASE)				
0010	SAME AS ABOVE EXCEPT ONLY B LINES TOTAL FOR EACH INSTRUCTION	40	SAMET	8	A LIFE AND L



VERTICAL SCRULING DETAILS OF OPERATION

FOR VERTICAL SCROLLING OF A ZONE OF DISPLAY ON THE SCREEN, THE DISPLAY BLOCKS AT THE UPPER AND LOWER BOUNDINES OF THAT ZONE MUST HAVE A VARIABLE VERTICAL SIZE. IN PARTICULAR THE FIRST DISPLAY BLOCK WITHIN THAT ZONE MUST BE SHORTEMED FROM THE TOP, AND THE LAST DISPLAY BLOCK MUST BE SHORTEMED FROM THE BOTTOM.

THE VERTICAL DIMENSION OF FACH DISPLAY BLOCK IS CONTROLLED BY A HBIT COUNTER WITHIN THE ANTIC, CALLED THE 'DELTA COUNTER' (ACTIP) WITHOUT VERTICAL SCROLLING, IT STARTS AT Ø ON THE FIRST LINE, AND COUNTS UP TO A STANDARD VALUE, DETERMINED BY THE CURRENT DISPLAY INSTRUCTION. (EX: FOR UPPER 4 LOWER CASE TEXT DISPLAY, THE END VALUE IS 9; FOR 5 COLOR CHARACTER DISPLAYS, IT IS 7 OR 15)

BIT 5 OF THE INSTRUCTION CONTROLS VERTICAL SCROWING; IN PARTICULAR, CHAMBES IN BIT 5 BETWEEN CONSECUTIVE INSTRUCTIONS IN THE DISPLAY UST. IF BIT 5 GOES FROM \$ TO 1 BETWEEN TWO DISPLAY BLOCKS, THE SECOND BLOCK WILL START WITH THE DELTA COUNTER WADED WITH THE 4 BIT VALUE IN THE VSCROW REGISTER, IN STEAD OF \$, SHORTENING IT FROM THE TOP.

IF BIT S OF THE INSTRUCTION GOES FROM 1 TO \$ BETWEEN TWO CONSECUTIVE DISPLAY BLOCKS, THE SECOND BLOCK WILL START WITH DELTA = \$, AS USUAL, BUT WILL COUNT UP UNTIL DELTA = VSCROLL, INSTEAD OF THE STANDARD VALUE; THIS SHORTERS THAT DISPLAY BLOCK FROM THE BOTTOM.

IF BITS OF THE IN STRUCTION DOES NOT CHANGE BETWEEN CONSECUTIVE DISPLAY BLOCKS, VERTICAL SCROWING DOES NOT OCCUR.

TO BEFINE A VERTICALLY SCROWED ZOME, THE MOST DIRECT METHOD IS TO SET BIT 5 = 1 IN THE FIRST DISPLAY IN STRUCTION FOR THAT ZOME, AND IN ALL CONSECUTIVE BLOCKS BUT THE LAST ONE. IF THE VSCROW REGISTER IS NOT REWRITTEN ON THE FLY, THIS RESULTS IN A TOTAL SCROWED ZOME THAT HAS A CONSTANT NUMBER OF LINES (PROVIDED THAT THE VSCROW VALUE DOES NOT EXCEED THE STANDARD INDIVIDUAL BLOCK SIZE, THE TOP BLOCK WILL BE N-VSCROW LINES (N>VSCROW), AND THE LAST BLOCK WILL BE VSCROW+1 LINES: (N-VSCROW) USCROW+1 = N+1. SHOWN BELOW IS AN EXAMPLE OF A SCROWED ZOME, - TOP BLOCK,

TRS MIDOLE BLOCK AND BOTTOM BLOCK - FOR 8 VSCROLL VALUES FOR N = 8.

VSCROLL VSCROLL - VSCROLL -

AUDIO

THERE ARE 4 SEMI-INDEPENDENT AUDIO CHANNELS,
EACH WITH ITS OWN FREQUENCY, NOISE, AND VOLUME
CONTROL. EACH HAS AN & BIT DIVIDE BY N" FREQUENCY
DIVIDER, CONTROLED BY AN & BIT REGISTER (AUDFX). (SEE
AUDIO-SERIAL PORT BLOCK DIAGRAM), EACH CHANNEL ALSO
HAS AN & BIT CONTROL REGISTER (AUDCX) WHICH SELECTS
THE NOISE (POLY COUNTER) CONTENT, AND THE VOLUME.
EREQUENCY DIVIDERS


ALL 4 FRER, DIVIDERS CAN BE CLOCKED SIMULTANIOUSLY FROM 64 KHZ OR 15 KHZ, (AUDCTL BITO). FRER, DIVIDERS I AND 3 (AN ALTERNATELY BE CLOCKED FROM 1,79 MHZ (AUDCTL BIT 6,5), DIVIDERS 2 AND 4 CAN ALTERNATELY BE CLOCKED WITH THE OUTPUT OF DIVIDERS I AND 3 (AUDCTL BITS 4,3) THIS ALLOWS THE FOLLOWING OFTONS; 4 CHANNELS OF 8 BITS RESOLUTION, 2 CHANNELS OF 16 BIT RESOLUTION, OR 1 CHANNEL OF 16 BIT AND 2 CHANNELS OF 8 BIT.


POLY NOISE TOUNTERS


THERE ARE 3 FOLYNOMIAL COUNTERS (17 BIT, 5 BIT AND 4 BIT USED TO GENERATE RANDOM NOISE. THE 17 BIT POLY COUNTER CAN BE REDUCED TO 9 BITS (AUDCTL BIT 7) THESE COUNTERS ARE ALL CLOCKED BY 1.79 MHZ, THEIR OUTPUTS HOWEVER CAN BE SAMPLED INDEPENDENTY BY THE FOUR AUDID CHANNELS AT A RATE DETERMINED BY EACH CHANNEL'S FREQUENCY DIVIDER. THUS EACH CHANNEL APPEARS TO CONTAIN SEPARATE POLY COUNTERS (3 TYPES) CLOCKED AT ITS OWN FREQUENCY. THIS POLY COUNTER NOISE SAMPLING IS CONTROLLED BY BITS 5, 6, AND 7 OF EACH AUDCX REGISTER. BELAUSE THE POLY, COUNTERS PARE SAMPLED BY THE "DIVINE BY N" FREQUENCY DIVINER , THE OUTPUT OBVIOUSLY CANNOT CHANGE FASTER THAN THE SAMPLING RATE. IN THESE MODES (POLY NOISE OUTPUTED) THE DIVIDERS ARE THEREFORE ACTING AS "LOW PASS" FILTER CLOCKS. ALLOWING ONLY THE LOW FREQUENCY NOISE TO PASS,

THE OUTPUT OF THE NOISE CONTROL CIRCUIT DESCRIBED ABOVE CONSISTS OF PURE TONES (SQUARE WAVE TYPE), OR POLYNOMIAL COUNTER NOISE AT A MAXIMUM FREQUENCY SET BY THE "DIVIDE BY N" COUNTER (LOW PASS CLOCK), THIS OUTPUT CAN BE ROUTED THROUGH A HIGH PASS FILTER IF DESIRED, (AUDCTL BITS I AND 2),









AUDIO NOISE FILTERS

HIGH PASS FILTERS

THE HIGH PASS FILTER CONSISTS OF A "D" FLIP FLOP AND AN EXCLUSIVE-OR GATE. THE NOISE LONTROL CIRCUIT OUTPUT IS SAMPLED BY THIS FLIP FLOP AT A RATE SET BY THE "HIGH PASS" CLOCK, THE INPUT AND OUTPUT OF THE FLIP FLOP PASS THROUGH THE EXCLUSIVE - OR GATE. IF THE FUPFLOP INPUT IS CHANGING MUCH FASTER THAN THE CLOCK RATE, THE SIGNAL WILL PASS EASILY THROUGH THE EX.-OR GATE. HOWEVER IF IT IS LOWER THAN THE CLOCK RATE, THE FLIP FLOP OUTPUT WILL TEND TO FOLLOW THE INPUT AND THE TWO EX, OR GATE INPUTS WILL MOSTLY BE IDENTICAL (11 OR DO) GIVING VERY LITTLE OUTPUT. THIS GIVES THE EFFECT OF A CRUDE HIGH PASS FILTER, PASSING NOISE WHOSE MINIMUM FREQUENCY IS SET BY THE HIGH PASS CLOCK RATE, ONLY CHANNELS I AND 2 HAVE SUCH A HIGH PASS FILTER, THE HIGH PASS CLOCK FOR CHANNEL I LOMES FROM CHANNEL 3 DIVIDER. THE HIGH PASS CLOCK FOR CHANNEL 2 COMES FROM CHANNEL 4 DIVIDER, THIS FILTER IS INCLUDED ONLY IF BIT I OR 2 OF AVOLTL IS TRUE.

VOLUME CONTRUL

A. VOLUME CONTROL CIRCUIT IS PLACED AT
THE OUTPUT OF EACH CHANNEL. THIS IS A CRUDE 4 BIT
DIGITAL TO ANALOG CONVERTER THAT ALLOWS SELECTION
OF ONE OF 16 POSSIBLE DUTPUT CURRENT LEVELS FOR A

LOGIC TRUE AUDIO INPUT. A LOGIC ZERO AUDIO INPUT TO THIS
VOLUME CIRCUIT ALLWAYS GIVES AN OPEN CIRCUIT (ZERO
CURRENT) OUTPUT. THE VOLUME SELECTION IS CONTRULED
BY BITS O THRU 3 OF AVDCX, "VOLUME CONTROL ONLY" MODE
CAN BE INVOKED BY PORCING THIS CIRCUIT'S AUDIO INPUT TRUE
WITH BIT 4 OF AUDIX. IN THIS MODE THE DIVIDERS,
NOISE COUNTERS, AND FILTER CIRCUIT'S ARE ALL DISCONNECTED
FROM THE CHANNEL OUTPUT. ONLY THE VOLUME CONTROL
BITS (D-3 OF AUDIX) DETERMINE THE CHANNEL
OUTPUT CURRENT.

THE AUDIO OUTPUT OF ANY CHANNEL CAN BE COMPLETLY TURNED OFF BY WRITING ZERUS TO THE VOLUME CONTROL BITS OF AUDICX. ALL ONES GIVES MAXIMUM VOLUME.

SERIAL PORT

GENERAL THE SERIAL PORT CONSISTS OF A
SERIAL DATA OUTPUT (TRANSMISSION) LINE, A SERIAL DATA
INPUT (RECEIVER) LINE, A SERIAL OUTPUT CLOCK LINE, A
BI-DIRECTIONAL SERIAL DATA CLOCK LINE, AND OTHER
MISC. CONTROL LINES DESCRIBED IN THE CHAPTER CALLED
"SERIAL PORT PROTOCALL". DATA IS TRANSMITTED AND
RECEIVED AS 8 BITS OF SERIAL DATA PRECEDED BY A
LOGIC ZERO START BIT, AND SUCCEEDED BY A LOGIC TRUE STOP
BIT. INPUT AND OUTPUT CLOCKS ARE EQUAL TO THE BAUD
(BIT) RATE, NOT 16 TIMES BAUD RATE. TRANSMITTED DATA
CHANGES WHEN THE OUTPUT CLOCK GOES TRUE. RECEIVED
DATA IS SAMPLED WHEN THE INPUT CLOCK GOES TO ZERO.

SERIAL DUTPUT THE TRANSMISSION SEQUENCE
BEGINS WHEN THE PROCESSOR WRITES & BITS OF PARALLEL
DATA INTO THE SERIAL DUTPUT REGISTER (SEROUT) (SEE
AUDIO + SERIAL PORT BLOCK DIAGRAM), WHEN ANY PREVIOUS
DATA BYTE TRANSMISSION IS FINISHED THE HARDWARE WILL
AUTOMATICALLY TRANSFER NEW DATA FROM (SEROUT) TO
THE DUTPUT SHIFT REGISTER, INTERUPT THE PROCESSOR
TO INDICATE AN EMPTY (SEROUT) REGISTER (READY TO BE
RELOADED WITH THE NEXT BYTE OF DATA), AND AUTOMATICALLY
SERIALLY TRANSMITT THE SHIFT REGISTER CONTENTS WITH
START-STOP BITS ATTACHED, IF THE PROCESSOR RESPONDS TO
THE INTERUPT, AND RELOADS SEROUT BEFORE THE SHIFT
REGISTER IS COMPLETLY TRANSMITTED, THE SERIAL TRANSMISSION
WILL BE SMOOTH AND CONTINUOUS.

DUTPUT DATA IS NORMALLY TRANSMITTED AS LOGIC LEVELS (+4V = TRVE OV = FALSE). DATA CAN ALSO BE TRANS-MITTED AS TWO TONE INFORMATION, THIS MODE IS SELECTED BY BIT 3 OF SERCTL. IN THIS MODE AUDIO CHANNEL 1 IS TRANSMITTED IN PLACE OF LOGIC TRVE, AND AUDIO CHANNEL 2 IN PLACE OF LOGIC TERD. CHANNEL 2 MUST BE THE LOWER TONE OF THE TONE PAIR.

THE PROCESSOR CAN FORCE THE DATA OUTFUT LINE TO ZERO (OR TO AUDIO CH. 2, IF IN TWO TONE MODE) BY SETTING BIT 7 OF SERCTL. THIS IS REQUIRED TO FORCE A BREAK (10 ZEROS) CODE TRANSMISSION.

SERIAL DUTPUT CLOCK

THE SERIAL OUTPUT DATA ALLWAYS CHANGES WHEN THE SERIAL OUTPUT CLOCK GOES TRUE. THE CLOCK THEN RETURNS TO ZERU IN THE CENTER OF THE OUTPUT DATA BIT TIME.

THE BAUD (BIT) RATE OF THE DATA AND
CLOCK IS DETERMINED BY; AUDIO CHANNEL 4, AUDIO
CHANNEL 2, OR BY THE INPUT CLOCK, DEPENDING ON
THE SERIAL MODE SELECTED BY BITS 4,5,6 OF SERCTL.
(SEE CHART AT END OF THIS SECTION)

SERIAL INPUT THE RECEIVING SERVENCE BEGINS WHEN THE HARDWARE HAS RECEIVED A COMPLETE 8 BIT SERIAL DATA WORD PLUS START AND STOP BITS, THIS DATA IS AUTOMATICALLY TRANSFERED TO THE 8 BIT PARALLEL INPUT REGISTER (SERIN), AND THE PROCESSOR IS INTERVPTED TO INDICATE AN INPUT DATA BYTE READY TO BE READ IN SERIN, THE PROCESSOR MUST RESPOND TO THIS INTERUPT, AND READ SERIN, BEFORE THE NEXT INPUT DATA WORD RECEIPTION IS COMPLETE, OTHERWISE AN INPUT DATA "OVER-RUN" WILL OLCUR, THIS WILL BE INDICATED BY BIT 6 OF THE SERIAL PORT STATUS REGISTER (SKSTAT), AND MEANS INPUT DATA HAS BEEN LOST. THIS BIT SHOULD BE TESTED WHENEVER SERIN IS READ, BIT 7 OF SKSTAT SHOULD ALSO BE TESTED TO DETECT FRAME ERRORS CAUSED BY EXTRA (OR MISSING) DATA BITS,

DIRECT SERIAL INPUT THE SERIAL DATA INPUT LINE CAN BE READ DIRECTLY BY THE MICROPROCESSOR IF DESIRED, IGNORING THE SHIFT REGISTER, BY READING BIT 4 OF SKSTAT.

BI-DIRECTIONAL CLOCK THIS CLOCK LINE IS USED TO EITHER RECEIVE A CLOCK FROM AN EXTERNAL CLOCK SOURCE FOR CLOCKING TRANSMITTED OR RECEIVED DATA; OR IS USED TO SUPPLY A CLOCK TO EXTERNAL DEVICES INDICATING THE TRANSMIT OR RECEIPTION RATE, THIS CLOCK LINE DIRECTION IS DETERMINED BY THE SERIAL MUDGE SELECTED BY BITS 4,5,6 OF SERCTL. (SEE MUDE CHART AT THE END OF THIS SECTION), TRANSMITTED DATA CHANGES ON THE RISING EDGE OF THIS CLOCK. RECEIVED DATA IS SAMPLED ON THE TRAILING EDGE OF THIS CLOCK.

PASNN(HRONOUS SERIAL INPUT UNCLOCKED SERIAL DATA (AT AN APPROXIMATELY KNOWN (±5°) RATE) CAN BE RECEIVED IN THE ASYNCHRONOUS MODES. THE RECEIVE (INPUT) SHIFT REGISTER IS CLOCKED BY AUDID CHANNEL 4. CHANNELS 3 4 4 SHOULD BE USED TOGETHER (AUDITL BIT 3=1) FOR INCREASED RESOLUTION. IN ASYNC. MODES, CHANNELS 3 AND 4 ARE RESET BY EACH START BIT AT THE BEGINNING OF EACH SERIAL DATA BYTE. THIS ALLOWS THE SERIAL DATA RATE TO BE SLIGHTLY DIFFERENT FROM THE RATE SET BY CHANNELS 3 44.

SERIAL MODE CONTROLLED BY BITS 4,5,6 OF SERCTL.

THESE ARE DESCRIBED ON THE NEXT PAGE.

NOTE THAT TWO TONE OUTPUT (BIT 3 OF SERCTL) MAY BE USED IN ANY OF THESE MODES EXCEPT FOR THE BOTTOM PAIR. THIS IS BECAUSE CHAN 2 IS USED TO SET THE OUTPUT TRANSMITT RATE AND IS THEREFORE NOT AVAILABLE FOR ONE OF THE 2 TONES.

NOTE THAT THE OUTPUT CLOCK RATE IS IDENTICAL TO THE OUTPUT DATA RATE.

SERIAL MODE CONTRUL (SEE ALSO REGISTER DESCRIPTION SERCTL) FURCE BREAK - SERCTL REGISTER D7 DL D5 D4 D3 02 DI DB POT SCAN AND KEYBUARD LTRL TWO TONE CONTROL A)= ASYNCHRUNDUS - MODE CONTROL BITS OUTLOUT IN BI-DIR COMMENTS RATETCLOCK Db 05 D4 RATEICLDCK TRANS, & RECEIVE RATES EXT. SET BY EXTERNAL CLOCK EXT. EXT. EXT, INPUT ALSO INTERNAL CLOCK PHASE RESET TO ZERD TRANS, RATE SET BY CHAN EXTERNAL CLOCK. EXT. EXT. EXT. INPUT RECEIVE ASYNCH. (CH 4) A TRANS, 4 RECEIVE RATES SET BY CHAN, 4. CHAN, CHAN. CHAN. CHAN, CHAN, 4 OUTPUT ON BI-4 4 DIRECTIONAL CLOCK LINE DUTPUT CH4 A CH4 CH4 0 INPUT NOT USEFULL A TRANS, RATE SET BY CHAN 4. RECEIVE RATE SET BY CHAN, CHAN, EXT. EXT EXTERNAL CLOCK INPUT CH, 4 CH4 CH4 10 INPUT NOT USEFULL A (A) TRANS, RATE SET BY CHAN 2 RECEIVE 11 11 11 CHAN CHAN CHAN CHAN 2 2 CHAN 4 OUT ON BI-DIRECT. OUTPUT CLOCK LINE. TRANS, RATE SET BY CHAN 2. CHAN CHAN CHAN RECEIVE ASYNC, (CHAN 4) INPUT 2 4 BI-DIR, CLOCK NOT USED NOT USED

TWO TONE (BITS) NOT USEABLE IN THESE MODES

INTERUPT SYSTEM

GENERAL THERE ARE TWO BASIC TYPES OF INTERUPTS DEFINED ON THE MICROPROCESSOR; NMI (NON MASKABLE INTERUPT) AND IRQ (INTERUPT REGUEST) IT IS RECOMMENDED THAT A THURDUCH UNDERSTANDING OF THESE INTERUPT TYPES BE ARVIRED BY READING ALL CHAPTERS CONCERNING INTERUPTS IN THE 6502 MICROPROCESSOR PROGRAMING 4 HARDWARE MANUALS.

IN THIS SYSTEM NMI INTERVETS ARE USED FOR VIDEO DISPLAY AND RESET. TRIQ INTERVETS ARE USED FOR SERIAL PORT COMMUNICATION, PERIPHERAL DEVICES, TIMERS, AND KEYBOARD INPUTS.

NMI INTERUPTS EVEN THOUGH NMI INTERUPTS

ARE "UNMASKABLE" ON THE MICROPROCESSOR, THIS SYSTEM

HAS INTERUPT ENABLE (MASK) BITS FOR EACH NMI

FUNCTION. (BITS 5,6,7 OF NMIEN) WHEN THESE BITS ARE

ZERO ALL NMI INTERUPTS ARE DISSABLED (MASKED) AND

PREVENTED FROM CAUSING A MICROPROCESSOR NMI INTERUPT.

(SEE NMIEN REGISTER DESCRIPTION) THE 3 TYPES. OF

NMI INTERUPTS ARE;

- 1. D7 = INSTRUCTION INTERUPT (DURING DISPLAY TIME ANY
 DISPLAY INSTRUCTION WITH BIT 7 = I WILL CAUSE THIS
 INTERUPT TO OCCUR (IF ENABLED) AT THE START OF
 THE LAST VIDEO LINE OF THE MODE)
- 2. DG = VERTICAL BLANK INTERUPT (INTERUPT OCCURS

 (IF ENABLED) AT THE BEGINNING OF THE

 VERTICAL BLANK TIME INTERVAL.)
- 3. DS = RESET BUTTON INTERVET (PUSHING THE FRONT PANEL RESET BUTTON WILL CAUSE THIS INTERVET TO OCCUR)

SINCE ANY OF THESE INTERVETS WILL CAUSE
THE PROCESSOR TO JUMP TO THE SAME NMI ADDRESS,
THE SYSTEM ALSO HAS NMI STATUS BITS WHICH MAY
BE EXAMINED BY THE PROCESSOR TO DETERMINE
WHICH SOURCE CAUSED THE NMI INTERVET. BITS 5,6,7
DF NMIST SERVE THIS FUNCTION, (SEE NMIST REGISTER
DESCRIPTION) THESE STATUS BITS ARE SET BY THE
CORRESPONDING INTERVET FUNCTION (EVEN IF THE

INTERVPT IS MASKED FROM THE PROCESSUR BY

NMTEN,) THE STATUS BITS MAY BE RESET TOGETHER

BY WRITING TO THE APORESS NMIRES.

ALL THREE INTERUPT ENABLE BITS (BITS 5,6,7)
OF NMIEN) ARE CLEARED AUTOMATICALLY DURING
SYSTEM POWER TURN ON AND THEREFURE NMI
INTERUPTS ARE INITALLY DISSABLED (MASKED), PREVENTING
ANY POWER TURN ON SERVICE ROUTINE FROM BEING
INTERUPTED BEFORE PROPER INITALIZATION OF RECISTERS
AND POINTERS. THEY CAN THEN BE ENABLED BY THE
PROCESSOR WHENEVER DESIRED, BY WRITING A 1 INTO
BITS 5,6, OR 7 OF NMIEN, EXCEPT FOR THE RESET
BUTTON INTERUPT, THEY CAN ALSO BE DISSABLED BY
THE PROCESSOR BY WRITING A ZERO INTO BITS 6 OR 7 OF
NMIEN. ONCE ENABLED, THE RESET BUTTON CANNOT
BE DISSABLED, ALLOWING AN UNSTOPABLE EXCAPE
FROM ANY POSSIBLE "HANG UP" CONDITION.

THESE NMI INTERUPT FUNCTIONS ARE EACH
SEPARATED IN TIME (TO PREVENT OVERLAPS) AND
CONVERTED TO PULSES, BY THE SYSTEM HARDWARE, IN
ORDER TO SUPPLY NMI TRANSISITIONS REQUIRED BY
THE MICROPROCESSOR LOGIC.

IRQ INTERVPTS IRQ INTERUPTS ARE ALL

"MASKABLE" TOGETHER BY ONE BIT OF THE STATUS REGISTER ON THE MICROPROCESSOR, THIS BIT IS SET TO THE DISSABLE CONDITION AUTUMATICALLY BY POWER TURN ON TO PREVENT INTERUPT OF POWER TURN ON SERVICE ROUTINES. IN ADDITION TO THIS PROLESSOR IRU MASK BIT, THERE ARE SEPARATE SYSTEM IRR INTERUPT ENABLE BITS FOR EACH IRR INTERUPT FUNCTION (BITS O THRU T OF IRREN). THESE BITS ARE NOT INITALIZED BY POWER TURN ON, AND MUST BE INITALIZED BY THE PROGAM BEFORE ENABELING THE PROLESSOR IRA. THE 8 TYPES OF IRA INTERVPTS ARE;

- DT = BREAK KEY (DEPRESSION OF THE BREAK KEY)
 - DG= OTHER KEY (" OF ANY OTHER KEY)
 - D5 = SERIAL INPUT READY BYTE OF SERIAL DATA HAS BEEN RECEIVED 4 IS READY TO BE READ BY THE PROCESSOR IN SERIN REGISTER)
 - D4 = SERIAL OUTPUT NEEDED (BYTE OF SERIAL DATA IS BEING TRANSMITTED AND SEROUT IS READY TO BE WRITTEN TO AGAIN BY THE PROCESSOR)
 - D3 = TRANSMISSION FINISHED (SERIAL DATA TRANSMISSION IS FINISHED. DUTPUT SHIFT REGISTER IS EMPTY)
 - D2 = TIMER #4 (AUDIO DIVIDER #4 HAS COUNTED DOWN TO ZERO)
 - DI = TIMER #2 (AUDIO DIVIDER #2 HAS COUNTED DUWN TO ZERO)
 - DD = TIMER # 1 (AUDIO DIVIDER #1 HAS COUNTED DOWN TO ZERD

IN ADDITION TO THE ABOVE IRR INTERVETS (ENABLED BY BITS O THRY 7 OF IRREN AND IDENTIFIED BY STATUS BITS O THRU 7 OF IRAST) THERE ARE TWO MORE SYSTEM IRQ INTERVPTS,


D7 OF PACTL = PERIPHERAL'A" INTERVPT STATUS BIT DO OF PACTL = PERIPHERAL"A" INTERUPT ENABLE BIT "B" STATUS BIT 1) D7 OF PB(TL= "B" ENABLE BIT 11 DO OF PB(TL = - 11 THESE LAST TWO INTERVOIS ARE AUTOMATICALLY DISABLED BY POWER TURN ON, AND THEIR STATUS BITS ARE RESET


BY READING FROM PORT A REGISTER AND PORT B REGISTER. (SEE PORTA, PACTL, PURTB, PECTL REGISTER DESCRIPTIONS)


THE IRGEN REGISTER, LIKE THE NMIEN
REGISTER, ENABLES INTERVPTS WHEN IT'S BITS ARE 1
(LOGIC TRUE). THE IRRST HOWEVER (UNLIKE THE
NMIST) HAS INTERVPT STATUS BITS THAT ARE
NORMALLY LOGIC TRUE, AND 60 TO ZERO TO INDICATE
AN INTERVPT REQUEST. THE IRRST STATUS BITS ARE
RESET (RETURNED TO LOGIC TRUE) ONLY BY WRITING
A ZERO INTO THE CORRESPONDING IRREN BIT. THIS
WILL DISABLE THE INTERVPT AND SIMULTANICUSLY
RESET (PUT TRUE) THE INTERVPT STATUS BIT.
** NOTE, BIT 3 OF IRRST IS NOT A LATCH AND DUES NOT GET
RESET BY INTERVPT DISSABLE. IT IS TRUE WHEN THE SERIAL OUT
IS EMPTY(OUT FINISHED) AND ZERO WHEN IT IS NOT.

	IN	TERUPT SU	MMARY	
NAME	FUNCTIONS	ENABLE	STATUS	← STATUS RESET
NMI	DISPLAY INSTRUCT. VERT. BLK. RESET BUTTUN	NMIEN (BITS 5, THRUT) NORM, ZERU (DISSABLED)	NMIST (BITS 5, THRUT) NORM. ZERD (NO INTERVET)	ADDRESS NMIRES RESETS ALL NMI STATUS TOGETHER
IRQ	KEYS SERIAL PORTS TIMERS	TRQEN (BITS O, THRV 7) ZERO 15 (DISSABLED)*	IRUST (BITS OTHEN 7) NORM. TRUE (NO INTERVET)	RESET (TO TRUE) BY ZERO IN CORRESPONDING BIT OF IRREN (EXCEPT BIT3)
INTERUPTS	PERIPH,	DO OF PACTL NORM. ZERD (DISSABLED)	D7 OF PACTL NORM. ZERO (NO INTERVET)	RESET BY READING PORTA REGISTER
	PERIPH B	DO DEPBLIL NORM ZERO (DISSABLED)	D7 OF PBCTL NORM.ZERD (NO INTERUPT)	RESET BY READING PORTE REGISTER


* NOTE. IRREN IS NOT AUTOMATICALLY CLEARED AT POWER TURN ON,







THIS ADDRESS WRITES DATA INTO THE DMA CUNTROL REGISTER



* NOTE; ALL ZERO IS POWER TURN ON CONDITION

DLISTL (DISPLAY LIST LOW)

THIS ADDRESS WRITES DATA INTO THE LOW BYTE OF THE DISPLAY LIST COUNTER.

1 06 DS D4 D3 D2 D1 D0 SDISPLAY LIST COUNTER

7 6 5 4 3 2 1 0 BIT POSITION

DLISTH (DISPLAY LIST HIGH)

THIS ADDRESS WRITES DATA INTO THE HIGH BYTE OF THE DISPLAY LIST COUNTER

D7 D6 D5 D4 D3 D2 D1 D8

15 14 13 12 11 10 9 8 = {DISPLAY LIST COUNTER BIT POSITION

THE DISPLAY LIST IS A LIST OF DISPLAY INSTRUCTIONS
IN MEMORY. THESE INSTRUCTIONS ARE ADDRESSED
BY THE DISPLAY LIST COUNTER, LOADING
THESE REGISTERS DEFINES THE ADDRESS
OF THE BEGINNING OF THE DISPLAY LIST.

NOTE; THE TOP 6 BITS ARE LATCHES ONLY AND HAVE NO COUNT CAPABILITY, THEREFORE THE DISPLAY LIST CAN NOT CROSS A I K BYTE MEMORY BOUNDARY WITHOUT THE USE OF A JUMP INSTRUCTION

CHACTL (CHARACTER CONTROL) THIS ADDRESS WRITES DATA INTO THE CHARACTER CONTROL REGISTER

NOT USED DZ DI DO

- THIS BIT IS SAMPLED AT THE BEGINNING OF EACH LINE OF CHARACTERS. IF TRUE IT CAUSES THE LINE OF CHARACTERS TO REFLECT (INVERT) VERTICALLY.
- DI. CHARACTER VIDEO INVERT FLAG (USED FOR 40)
 IF BIT 7 OF CHARACTER CODE IS TRUE THIS FLAG
 CAUSES THAT CHARACTER TO BE BLACK ON WHITE,
- DO. CHARACTER BLANK (BLINK) FLAG (USED FOR 40 CHAR. MODE ONLY)

 IF BIT 7 OF CHARACTER CODE IS TRUE THIS FLAG

 CAUSES THAT CHARACTER TO BLANK.

NMIEN (NON MASKABLE INTERVAT ENABLE) THIS ADDRESS WRITES DATA TO THE NMI INTERVAT ENABLE BITS, WHEN THESE BITS ARE ZERO THE INTERVATS ARE DISSABLED (MASKED).

D7 D6. D5 NOT USED

- D7. INSTRUCTION (DISP. LIST INST.) INTERUPT ENABLE
 THIS BIT IS CLEARED BY POWER RESET, AND MAY
 BE SET OR CLEARED BY THE PROCESSOR.
- D6. VERT. BLANK INTERUPT ENABLE

 THIS BIT IS CLEARED BY POWER RESET, AND MAY

 BE SET OR CLEARED BY THE PROCESSOR
- D5, RESET BUTTON INTERVET ENABLE
 THIS BIT IS CLEARED BY POWER RESET. IT MAY BE
 SET (BUT NOT CLEARED) BY THE PROCESSOR.

NMIST (NON MASKABUE INTERUPT STATUS)
THIS ADDRESS READS THE NMI STATUS REG.

D7 D6 D5 NOT USED

- D7. THIS BIT IDENTIFIES AN NMI INTERUPT CAUSED BY BIT 7 OF A DISPLAY LIST INSTRUCTION
- DG. THIS BIT IDENTIFIES AN NMI INTERUPT CAUSED BY THE BEGINNING OF VERTICAL BLANK
- D5. THIS BIT IDENTIFIES AN NMI INTERVPT CAUSED BY THE RESET BUTTON.

NMIRES (NMI STATUS REC. RESET)

THIS WRITE ADDRESS RESETS THE NON MASKABLE INTERUPT STATUS REGISTER (NMIST).

NOT USED

CHBASE (CHARACTER HODRESS BASE REGISTER)

THIS ADDRESS WRITES DATA INTO THE

CHARACTER ADDRESS BASE REGISTER

רמ	DF	N5	DA	D3	DZ	DI	NOT								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		BAS	V E R F	G,			•	CH	AR.	NAM	E		CHA	R.LI	NE

CHARACTER ADDRESS

PMBASE (PLAYER-MISSILE ADDRESS BASE REGISTER)

THIS ADDRESS WRITES DATA INTO THE
PLAYER-MISSILE ADDRESS BASE REGISTER


דס	DL	D5	D4	D3	D2	USI	T ED								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	t	0
4					1	1		1	1						ز

BASE REG. MISSILE SELECT

PLAYER - MISSIVE SCAN COUNTER

PLANER-MISSILE ADDRESS

HSCROLL (HORIZONTAL SCROLL REGISTER) THIS ADDRESS WRITTES DATA INTO THE HORIZONTAL SCROLL REGISTER



O TO 15 COLOR CLOCK RIGHT SHIFTS

NOTE; THIS NUMBER DEFINES THE NUMBER OF HORIZ.

COLOR CLOCK RIGHT SHIPTS OF DISPLAYED DATA


BEING HORIZONTAIN SCRULLED. DATA IS

HORIZ. SCRULLED IF THE DISPLAY LIST

INSTRUCTION CONTAINS A 1 IN IT'S H SCRULL

FLAG BIT (BIT + OF INSTRUCTION BYTE)

VSCROL (VERTICAL SCRULL REGISTER) THIS ADDRESS WRITES DATA INTO THE VERTICAL SCRULL REGISTER



NOTE; THIS NUMBER DEFINES THE NUMBER OF UPWARD LINES
OF VERTICAL PICTURE SHIFT IN ANY SCREEN
AREA BEING VERTICALLY SCROLLED. DATA IS
VERTICALLY SCROLLED IF THE DISPLAY LIST
INSTRUCTION CONTAINS A 1 IN ITS VSCRULL
FLAG BIT (BIT 5 OF INSTRUCTION BYTE). THE SCROLLED
AREA WILL TERMINATE WITH THE FIRST INSTRUCTION
HAVING A ZERO IN BIT 5.

THIS ADDRESS READS THE VERTICAL COUNTER

(8 MOST SIGNIFICANT BITS)

D7 D6 D5 D4 D3 D2 D1 D8


V% V7 V6 V5 V4 V3 V2 V1

- VB NOT READ. TWO LINE RESOLUTION SUPPLIED.

PENV (LIGHT PEN VERTICAL VALVE)

THIS ADDRESS READS THE VERTICAL LIGHT

PEN REGISTER (8 MOST SIGNIFICANT BITS)



LP & NOT READ, TWO LINE RESOLUTION SUPPLIED

PENH (LIGHT PEN HORIZ. VALUE)

THIS ADDRESS READS THE HORIZONTAL LIGHT

PEN REGISTER

H7 H6 H5 H4 H3 HZ H1 H8

WSYNC (WAIT FOR HORZ. BLANK SYNCHRONISIM)

NOT USED

THIS ADDRESS SETS A LATCH THAT PULLS DOWN ON THE RDY LINE TO THE MICRUPROCESSOR, CAUSING IT TO WAIT UNTILL THIS CATCH IS AUTOMATICALLY RESET BY THE BEGINNING OF HORIZONTAL BLANK,

X	VCDUNT	LINE #
	76	0
	70	Z VERTICAL
	7 E	4 > BLANK
	03	21)
	04	22
	05	24
	8 9 9	
	78	267

THIS ADDRESS WRITES DATA TO THE GRAPHIC CONTROL REGISTER

NOT USED DO DO

NOTE; DMACTL REGISTER
ALSO CONTROLS PLAYERMISSILE DMA


- D2. ENABLE LATCHES ON TRIGE TRIGE INPUTS

 (LATCHES ARE CLEARED AND TRIGE TRIGE ACT

 AS NORMAL INPUTS WHEN THIS CONTROL BIT IS ZERO)
- DI. ENABLE PLAYER DMA TO PLAYER GRAPHICS REGS.
- DO. ENABLE MISSILE DMA TO MISSILE GRAPHICS RESS.


GRAFPO - GRAFP3 (PLAYER GRAPHICS REGISTERS)

THESE ADDRESSES WRITE DATA DIRECTLY INTO THE PLAYER GRAPHICS REGISTERS, INDEPENDENT OF DMA.




GRAFM (MISSILE GRAPHICS REGISTER)

THIS ADDRESS WRITES DATA DIRECTLY INTO THE MISSILE GRAPHICS REGISTER, INDEPENDENT OF DMA.




HPOSPO -- HPOSP3 (PLAYER HORIZ. POSITION)

THESE ADDRESSES WRITE DATA INTO THE
PLAYER HORIZONTAL POSITION REGISTERS.



HPOSMO -> HPOSM3 (MISSILE HORZ. POSITION)

THESEADDRESS WRITES DATA INTO THE MISSILE HORIZONTAL POSITION REGISTERS




SIZEPO - SIZEP3 (PLAYER SIZE)

THESE ADDRESSES WRITE DATA INTO THE PLAYER SIZE CONTROL REGISTERS

NOT USED.	DI	DB	HORZ. SIZE REG. (PLAYER)
	0	0	NORMAL SIZE
	0	1	TWICE SIZE
	1	0	NORMAL SIZE
	1	1	4 TIMES SIZE

SIZEM (MISSILE SIZE)

THIS ADDRESS WRITES DATA INTO THE MISSILE SIZE CONTROL REGISTER.



VDELAY (VERTICAL DELAY)

THIS ADDRESS WRITES DATA INTO THE VERTICAL DELAY REGISTER

D7 D6 D5 D4 D3 D2 D1 D0 TWO LINE DMA MODE THESE BITS WILL MOVE THESE OBJECTS
P3 PZ P1 PO M3 M2 M1 MO - DOWN BY ONE TV LINE

COLPMB - COLPM3 (PLAYER-MISSILE COLOR)

THESE ADDRESSES WRITE TO THE PLAVERMISSILE COLOR-LUM REGISTERS. MISSILES HAVE
THE SAME COLOR-LUM AS THEIR PLAVER UNLESS
MISSILES ARE USED AS A 5 TH PLAVER (SEE BIT 4
OF "RIOR")

(""

D7 DL D5 D4 D3 D2 D1 D8

SEE COLBAK" FOR BIT

COLPFO - COLPF3 (PLAYFIELD COLOR)

THESE ADDRESSES WRITE DATA TO THE PLAYFIELD LOLOR-LUM REGISTERS.

D7 D6 D5 D4 D3 D2 D1 D6

(SEE COLBAK FOR BIT)

THIS ADDRESS WRITES DATA TO THE BACKGROUND COLOR-LUM REGISTER

דמ	DP	D5	D4	D 3	ממ	DI	NOT		
				0	0.	0	÷	ZERO	LUMINANCE (BLACE
X	X	X	X	0	٥	0			
				E	TC				
				1	1	1		MAX	LUMINANCE (WHITH
0	0	D.	01	GRE	DY				
D	0	1	01						
U	1	0	01						
D	1	1	0						
1	O	0	0,						
1	T	1	01						
D	1	O	0,						
1	1	1	0,						

PRIOR (PRIORITY)

THIS ADDRESS WRITES DATA INTO THE PRIDRITY CONTROL REGISTER

D5 D4 D3 DZ D1 D8

DS. MULTI COLOR PLAYER ENABLE.

THIS BIT EAUSES THE LOGICAL OR" FUNCTION OF THE BITS OF THE COLORS OF PLAYER & WITH PLAYER 1, AND ALSO OF PLAYER 2 WITH PLAYER 3. THIS PERMITS OVERLAPING THE POSITION OF 2 PLAYERS WITH A CHOICE OF 3 COLORS IN THE OVERLAPED REGION.

D4. FIFTH PLAYER ENABLE

THIS BIT LAUSES ALL MISSILES TO ASSUME THE COLOR OF PLAYFIELD TYPE 3, THIS ALLOWS MISSILES TO BE POSITIONED TOGETHER WITH A COMMON COLOR FOR USE AS A FIFTH PLAYER TYPE OBJECT.

D3, DZ, DI, DO. PRIDRITY SELECT (MUTUALLY EXCLUSIVE)

THESE BITS SELECT ONE OF A TYPES OF PRIDRITY. OBJECTS WITH HIGHER PRIDRITY WILL APPEAR TO MOVE IN FRONT OF OBJECTS WITH LOWER PRIDRITY.

	D3=1	DZ = 1	D1=1	D8=1
HIGHER PRIDRITY -	[PF0 PF1 PD P1 P2 P3 [PF2 PF3 + P5 BAK	PFO PF1 PF3+P5 PO P1 P2 P3 BAK	POPI PFOPFI PF1 PF2 PF3 + R5 P2 P3 BAK	PD PI PZ PS PFI PFZ PF3 + PS BAK

TRIGO, TRIGI, TRIGZ, TRIG3 (TRIGGER PORTS)

THESE ADDRESSES READ PORT PINS NORMALLY CONNECTED TO THE CONTROLLER TRIGGER BUTTONS.

NOT USED

De

(BUTTON TEROS INPUT)

* SEE NOTE BELOW

CONSOL

(CONSOLE SWITCH PORT)

THIS ADDRESS READS OR WRITES DATA FROM THE CONSULE SWITCHES AND INDICATORS

(LERO FORCED) D3 D2 D1 D8

ZEROS MUST BE WRITTEN TO THIS ADDRESS IN ORDER TO READ THE SWITCHES.

ONES WRITTEN WILL PULL DOWN ON THE SWITCH LINE.

NOTE TRIGO THRU TRIGO ARE NORMALLY READ

DIRECTLY BY MP (BIT 2 OF GRACTL = 0). IF BIT 2

OF GRACTL IS = I THESE INPUTS ARE LATCHED

WHENEVER THEY GO TO LOGIC ZERD. THESE

LATCHES ARE RESET (TRUE) WHEN BIT 2 OF GRACTL = 0.

MOPF, MIPF, M2PF, M3PF (MISSILE TO PLAYFIELD COLLISIONS)

THESE ADDRESSES READ MISSILE TO PLAYFIELD COLLISIONS.

(NUT USED D3 D2 D1 D6

3 2 1 0 -PLAYFIELD TYPE

POPF, PIPF, P2PF, P3PF (PLAYER TO PLAYFIELD COLLISIONS)

THESE ADDRESSES READ PLAYER TO PLAYFIELD COLLISIONS .

(LERO FORCED) D3 D2 D1 D0

3 Z I 0 ← PLAYFIELD TYPE

MOPL, MIPL, M2PL, M3PL (MISSILE TO PLAVER COLLISIONS)

THESE ADDRESSES READ MISSILE TO PLAYER

(ZERO FORCED) D3 D2 D1 D8

3 2 1 0 - PLAYER TYPE

POPL, PIPL, P2PL, P3PL. (PLAYER TO PLAYER COLLISIONS)

THESE ADDRESSES READ PLAYER TO PLAYER

(TERE PORCED) D3 D2 D1 D8

3 2 1 0 - PLAYER TYPE

(PLAYER & AGAINST PLAYER & IJ ALLWAYS A ZERO) ETC.

HITCLR (COLLISION "HIT" CLEAR)

THIS WRITE ADDRESS CLEARS ALL COLLISION BITS DESCRIBED ABOVE

NOT USED

POTO, -> POT7 (POT VALUES)

THESE ADDRESSES READ THE VALUE (0 TO 228)

OF 8 POTS CONNECTED TO THE 8 LINE POT PORT.

D8 D7 D6 D5 D4 D3 D2 D1 D0

THEY ARE VALID ONLY
AFTER 228 TV LINES
FOLLOWING THE "POTGO"
COMMAND DESCRIBED
BELOW

EACH POT VALUE

EACH PUT VALUE

ALL POT LINES SIMULTANIOUSLY)

THIS ADDRESS READS THE PRESENT STATE

D8 D7 D6 D5 D4 D3 DZ D1 D0

CAPACITOR DUMP TRANSISTORS
MUST BE TURNED OFF BY
EITHER GOING TO FAST POF
SCAN MODE (BIT 2 OF SERCTL)
DR STARTING POT SCAN
(POT 60)

& POT LINE STATES

POTGO

(START POT SCAN)

NO DATA BITS USED

THIS WRITE ADDRESS STARTS THE POT SCAN SEQUENCE, THE POT VALUES (POT + POTT) SHOULD BE READ FIRST. THIS WRITE STROBE IS THEN USED CAUSING THE FOLLOWING SEQUENCE.

- 1. SCAN COUNTER CLEARED TO ZERO.
- 2. CAPACITOR DUMP TRANSISTORS TURNED OFF.
- 3. SCAN COUNTER BEGINS COUNTING
- 4. COUNTER VALUE CAPTURED IN EACH OF 8
 REGISTERS (POT & POT 7) AS EACH POT LINE
 CROSSES TRIGGER VOLTAGE.
- TRANSISTORS TURNED ON.

KBCODE (KEYBOARD CODE)

THIS ADDRESS READS THE KEYBOARD CODE, AND IS USEVALLY READ IN RESPONSE TO A KEYBOARD INTERVPT (IRQ AND BITS 6 OR 7 OF IRRST)

D7 D6 D5 D+ D3 DZ D1 D8


D7. = CNTL KEY

ATTACH REY CODE HERE

LATER (ACTUAL & ASKI)

SKCTL (SERIAL PORT CONTROL

THIS ADDRESS WRITES DATA INTO THE REGISTER
THAT CONTRULS THE CONFIGURATION OF THE SERIAL PORT,
AND ALSO THE FAST POT SCAN AND KEYBOARD ENABLE.



BITS ARE NORMALLY ZERD AND PERFORM THE FUNCTIONS SHOWN BELOW WHEN TRUE

- D7. FURCE BREAK (FORCE SERIAL OUTPUT TO ZERO (SPACE))
- DG. SERIAL PORT MODE CONTROL BITS

 (SEE MODE CHART AT END OF SERIAL PORT DESCRIPTION)

 DA.)
- D3. TWO TONE (SERIAL OUTPUT TRANSMITTED AS TWO
 TONE SIGNAL INSTEAD OF LOGIC TRUE/FALSE?
- D2 FAST POT (FAST POT SCAN, THE POT SCAN COUNTER COMPLETES IT'S SEQUENCE IN TWO TV LINE TIMES INSTEAD OF ONE FRAME TIME, THE CAPACITOR DUMP TRANSISTORS ARE COMPLETLY DISSABLED)
- DI ENABLE KEY SCAN (ENABLES KEYBOARD SCANNING CIRCUIT)
- DO, ENABLE DEBOUNCE (ENABLES KEYBOARD DEBOUNCE CIRCUITS)
- DO . DI (BOTH ZERO) INITALIZE (ORIGINAL POWER ON STATE AND USED FOR TESTING)

SERIN (SERIAL INPUT DATA)

THIS ADDRESS READS THE 8 BIT PARALLEL HOLDING RECESTER THAT IS LOADED WHEN A FULL BYTE OF SERIAL INPUT DATA HAS BEEN RECEIVED, THIS ADDRESS IS USEVALLY READ IN RESPONSE TO A SERIAL DATA IN INTERUPT (TRU AND BIT 5 OF TRUST)

			1				
707	De	122	D4	D3	02	DI	DA

SEROUT (SERIAL OUTPUT DATA)

THIS ADDRESS WRITES TO THE 8 BIT PARALLEL HOLDING REGISTER THAT IS TRANSFERED TO THE DUTPUT SERIAL SHIFT REGISTER WHEN A FULL BYTE OF SERIAL DUTPUT DATA HAS BEEN TRANSMITTED.
THIS ADDRESS IS USUALLY WRITTEN IN RESPONSE TO A SERIAL DATA OUT INTERUPT (IRR AND BIT 4 OF IRRST)

-	דמ	DL	DS	D4	D3	מע	DI	D₽
1				1				

IRRST (IRR INTERUPT STATUS)

THIS ADDRESS READS THE DATA FROM THE IRR INTERUPT STATUS REGISTER

D7 D6 D5 D4 D3 D2 D1 D0

THESE BITS ARE NORMALLY

1 (TRUE) AND GO TO ZERD

TO INDICATE THE FOLLOWING

FUNCTIONS

D7. = 0 = BREAK KEY INTERVET

DG. = B = OTHER KEY INTERUPT

D5. = 0 = SERIAL INFUT DATA READY INTERUPT

D4. = 0 = SERIAL DUTPUT DATA NEEDED INTERUPT

D3 . 0 = SERIAL DUTPUT TRAMSMISSION FINISHED INTERUPT *5

D2=0= TIMER4 INTERVET

DI = 0 = TIMERZ INTERVET

DB = 0 = TIMER I INTERUPT

ON PG 23 (NO
DIRECT RESET
ON BIT 3)

IRREN (IRR INTERUPT ENABLE)

THIS ADDRESS WRITES DATA TO THE IRE
INTERUPT ENABLE BITS. WHEN THESE BITS ARE
ZERO THE INTERUPTS ARE DISSABLED (MASKED) AND
THE CORRESPONDING BIT OF THE IRAST (IRA
INTERUPT STATUS REG) IS RESET (TO LOSIC TRUE)

D7 D6 D5 D4 D3 D2 D1 D0

DT. BREAK KEY INTERVPT ENABLE

Db. OTHER KEY " "

DS. SERIAL INPUT DATA READY INTERVPT ENABLE

DA. " OVTPVT " NEEDED " "

DB. SERIAL OUT. TRANS. FINISHED INTERUPT ENABLE

D2, TIMER 4 "

DI. TIMER 2 "

DO TIMER !

SKSTAT

(SERIAL PORT- KEYBOARD STATUS)

THIS ADDRESS READS THE STATUS REGISTER GIVING INFORMATION ABOUT THE SERIAL PORT AND KEYBOARD.

D7 D6 D5 D4 D3 D2 D1 D0

BITS ARE NORMALLY TRUE \
AND PROVIDE THE FOLLOWING INFORMATION WHEN ZERD

D7. = 0 = SERIAL DATA INPUT FRAME ERROR

D6. = 0 = SERIAL DATA INPUT OVER-RUN

LATCHES MUST BE RESET=1 (SKRES)

DS. = 0= KEYBOARD OVER RUN

DA = DIRECT FROM SERIAL INPUT PORT

D3 = 8 = SHIFT KEY DEPRESSED

D2 = 0 = LAST KEY IS STILL DEPRESSED

DI = 0 = SERIAL INPUT SHIFT REG. BUSY

DO NOT USED (LOGIC TRUE)

SKRES (RESET ABOVE STATUS REGISTER)

THIS WRITE ADDRESS RESETS BITS 7,6, AND 5 OF THE SERIAL PORT-KEYBOARD STATUS REGISTER TO 1.

NO DATA BITS

RANDOM (RANDOM NUMBER GENERATOR)

THIS ADDRESS READS THE HIGH ORDER & BITS

OF A 17 BIT POLYNOMIAL COUNTER (9 BIT, IF BIT 7 OF

AUDCTL = 1)

ח ומ במ נמ אח פח שם דמ

STIMER (START TIMER)

THIS WRITE ADDRESS RESETS HIL AUDID FREQUENCY DIVIDERS TO THEIR "AUDF" VALUE. THESE DIVIDERS GENERATE TIMER INTERVETS WHEN THEY COUNT DOWN TO ZERD (IF ENABLED (IRQEN)),

NO DATA BITS

AUDITE (AUDID CONTROL)

THIS ADDRESS WRITES DATA INTO THE AUDIO MODE CONTROL REGISTER

D7 D6 D5 D4 D3 DZ D1 D0

THESE DATA REGISTER BITS
CONTROL AVDID FUNCTIONS
DESCRIBED BELOW

BIT 7 CHANGE IT BIT POLY INTO A 9 BIT POLY

BIT 6 CLOCK CHAN. 1 WITH 1.79 MHZ, INSTEAD OF 64KHZ

BIT 5 CLOCK CHAN 3 WITH 1.79 MHZ, INSTEAD OF 64 KHZ

BIT 4 CLOCK CHAN Z WITH CHAN 1, INSTEAD OF 64 KHZ (16)

BITB CLOCK CHAN 4 WITH CHAN 3, INSTEAD OF 64 KHZ (BIT)

BIT 2 INSERT HI PASS FILTER IN CHAN 1, CLOCKED BY CHAN 3.

BIT1 INSERT HI PASS FILTER IN CHANZ, CLOCKED BY CHAN4.

BITO CHANGE NORMAL 64KHZ FREQ, INTO 15 KHZ

EXACT FREQUENCIES

THE FREQUENCIES CIVEN ABOVE ARE APPROXIMATE.

THE EXACT FREQUENCY (FIN) THAT CLOCKS THE DIVIDE BY

N COUNTERS IS CIVEN BELOW

(APPROX)	(EXACT)		
1,79 MHZ	1.78979 MHZ	- USE MODIFIED FORMULA FOR FOU	r
64 KHZ	63,9210 KHZ	ZUSE NORMAL FORMULA FOR FOUT	
15 KHZ	15.6999 KHZ	JUSE NORMAL FORMULA FUR POUT	

THE NORMAL FORMULA FOR DUTPUT PREQUENCY 15,

FOUT = FIN/2N WHERE N = THE BINARY

NUMBER IN THE FREQ. REG(AVDF), PLUS 1. (N=AUDF+1)
THE MODIFIED FORMULA SHOULD BE USED WHEN FIN=1.79 MHZ AND

A MORE EXACT RESULT IS DESIRED, FOUT = FIN 2(AUDF+M)

WHERE; M=4 IF 8 BIT COUNTER (AUDITL BIT 3 OR 4 = 0)
M=7 IF 16 BIT COUNTER (AUDITL BIT 3 OR 4 = 1)



AUDFI, AUDF2, AUDF3, AUDF4

(AUDID FREQUENCY)

THESE ADDRESSES WRITE DATA INTO EACH OF
THE FOUR AUDIO FREQUENCY CONTROL REGISTERS.
EACH REGISTER CONTROLS A DIVINE BY "N" COUNTER

רמ	DP	D5	D4	D3	D2	Di	Do	"N"
0	0	D	0	0	0	0	0	1_
0	0	0	0	0	D	D	1	2
0	D	D	0	0	0	1	0	. 3
0	D	D	D	D	D	1	1	4
		E	TC	ī	_	_		
1	1	1	1	1	1	1	0	255
1	1	1	1	1	1	1	1	256

NOTE; "N" IS ONE SREATER THAN THE BINARY NUMBER IN AUDIO FREQUENCY REGISTER AUDF(X)

AUDCI, AUDCZ, AUDCZ, AUDC4 (AUDIO CHANNEL CONTROL)


THESE ADDRESSES WRITE DATA INTO EACH OF THE FOUR AUDIO CONTROL REGISTERS.

EACH REGISTER CONTROLS THE NOISE CONTENT AND VOLUME OF THE CORRESPONDING AUDIO CHANNEL

								DIVISOR "N" SET BY AUDIO
70	D6	D5	D4	D3	1)2	DI	Do	FREQUENCY REGISTER
0	0	0	0					17 BIT POLY +5 BIT POLY +N
0	0	1	0					5BIT POLY + N + 2
0	1.	0	0					4 BIT POLY ÷ 5 BIT POLY ÷N
0	ł	1	O					5 BIT POLY +N + 2
17.	0	0	0					17 BIT POLY +N
1	×	4	0					PURE TONE +N+2
1	1	0	0					A BIT POLY +N
×	×	X	1.					FORCE OUTPUT (VELUME ONLY)
and the second second	Bhaphligues smark. 1988. Trip Suprision	Andread Ville (Miller, water) (VVIII)	X	0	0	0	0	LOWEST VOLUME (OFF)
			X	l	0	0	0	HALF VOLUME
			X	1	1	1	1	HIGHEST VOLUME

PORTA (PORTA)

THIS ADDRESS READS OR WRITES DATA FROM PLAYER & AND PLAYER I CONTROLLER JACKS IF BIT 2 OF PACTL IS TRUE. THIS ADDRESS WRITES TO THE DIRECTION CONTROL REGISTER IF BIT 2 OF PACTL IS ZERO.



PORT A REGISTER

(ADDRESSED IF BIT 2)

OF PACTL IS TRUE

DIRECTION CONTROL REGISTER (ADDRESSED IF BIT 2) OF PACTL IS ZERO)

PACTL (PORTA CONTROL)

THIS ADDRESS WRITTES OR READS DATA FROM
THE PORT A CONTRUL REGISTER.

D7 D6 D5 D4 D3 DZ D1 D8 PORT

DO PORT A CONTROL REG

- X 0 1 1 X X 0 X SET UP REGISTER AS SHOWN (X = DESCRIBED BELOW)
- D2. CONTROLS PORTA ADDRESSING DESCRIBED ABOVE (1= PORT A REGISTER O= DIRECTION CONTROL REG.)
- D3. PERIPHERAL MOTOR CONTROL
- D7. (READ ONLY) PERPH. A INTERUPT STATUS BIT

 (RESET BY READING PORT A REGISTER)


 SET BY PERIPHERAL A INTERUPT
- DO. PERIPHERAL A INTERUPT ENABLE BIT

 (RESET BY POWER TURN ON OR PROCESSOR)

 SET BY PROCESSOR

PORTB (PORTB)

THIS ADDRESS READS OR WRITES DATA FROM
PLAYER 2 AND PLAYER 3 CONTROLLER JACKS IF
BIT 2 OF PBCTL IS TRUE. THIS ADDRESS WRITES
TO THE DIRECTION CONTROL REGISTER IF BIT 2 OF
PBCTL IS ZERO



ADDRESSED IF BIT 2 OF PBCTL IS TRUE.

DIRECTION CONTROL
REGISTER
(ADDRESSED IF BIT 2)
OF PBCTL IS ZERO)

DIRECTION OF JACK PINS (D=INPUT I=OUTPUT)

PBCTL (PORT B CONTROL)

THIS ADDRESS WRITES OR READS DATA FROM THE PORT B CONTROL REGISTER.

D7 D6 D5 D4 D3 DZ D1 D8 PORT B CONTROL REG


X 0 1 1 X X 0 X - SET UP REGISTER AS SHOWN (X=DESCRIBED BELOW)

- D2. CONTROLS PORTB ADDRESSING DESCRIBED ABOVE (1 = PORT B REGISTER D= DIRECTION CONTROL REG.)
- D3. PERIPHERAL COMMAND IDENTIFICATION
- D7. (READ ONLY) PERIPHERAL B INTERUPT STATUS BIT

 (RESET BY READING PORT B REGISTER)

 SET BY PERIPHERAL B INTERUPT
- DO, PERIPHERAL BINTERUPT ENABLE BIT (RESET BY POWER TURN ON OR PROCESSOR)

 SET BY PROCESSOR



	W	RITE			R	EAD
ADDRESS	NAME	DESCR	IPTION		NAME	DESCRIPTION
D3FF	REP	EAT AS	BELO	wз	1 MORE	TIMES
0020	CONICO!	WOLFE (A	100000000000000000000000000000000000000	DAGE	C (2 A 1 / 12)	
DUIF	CONSOL	engulrati tarataan uttamuus ranaan si 100 matti sissi sissiminin		-	CONSUL	READ CONSOL SW. POR
DOIE	HITCLR	COLLISION				
DOID	GRACTL	GRAPHICS		VL :		
DOIC	VDELAY	VERT, DE				
DOIB	PRIOR	PRIDRITY	the first distance of the state		Soldier of The Additional Contract of the Cont	
DUIA	COLBK	COL-LUM				
D019	CULPF3	COLOR-L				
DOIS	COLPF2	1 DATE III		2		
D017	COLPFI	: 11		1		
D D 16	COLPFO	II		0		
D015	COL PM3	COLOR-LU	MOF	3		
DD14	COLPM2	PLAYER-1	MISSILE	2		
D 0 1 3	COLPMI	/1		1	TRIG3	READ
0012	COLPMO	1)	malamataninin rituatan yenye dalamatan baran salahinya salahinya salahinya salahinya salahinya salahinya salah	0	TRIG2	CONTROLLER
DOII	GRAFM	GRAPHICS	ALL MISS	ILES	TRIGI	TRIGGER
DDIO	GRAFP3	GRAPHICS	PLAYE	23	TRIGO	BUTTONS
DOOF	GRAFPZ	13	11	2	P3 PL	DENS BLAVES
DODE	GRAFPI	11	1)	1	P2 PL	READ PLAYER
DOOD	GRAFPE	aparticular republic du nation à nacional material construir construir de la constant de la cons	11	0	PIPL	COLLISIONS
DOOC	SIZEM	SIZEA	LL MISS	ILES	POPL	
DOOB	SIZE P3	51ZE 1	PLAYER	3	M3 PL	READ MISSILE _
DOOA	SIZEP2	11	11	Z	M2 PL	TO PLAYER
D 0 0 9	SIZEPI	. II	11	1	MIPL	COLLISIONS
D D D 8	SIZEPA	11	34	0	MO PL	
0007	H POS M3	HORZ. POS	IT. M1551	LE3	P3 PF	READ PLAYER
0006	HPOS M2	11 11	11	2	PZPF	TO PLAYFIELD
D 0 0 5	HPOSMI	11 11	11	1	PIPE	COLLISIONS
DOO4	HPOSMA	11 11	11	Ð	PAPF	
D003	HPOSP3	11 11	PLAYE	R 3	M3 PF	The Committee of the Co
D002	HP05P2	11 11	11	2	MZPF	READ MISSILE -
DOOI	HPOSPI	11 11	11	1	MIPF	COLLISIONS
D000	HPOSPE	11 11	11	0	MBPF	·

ANTIC ADDRESSES

	W	RITE	RE	EAD
ADDRESS	NAME	DESCRIPT,	NAME	DESCRIPTA
D4FF D410	REP	EAT (AS BELOW)	15 MORE	TIMES
D40F	NMIRES	RESET NMI INTERVET STATUS	NMIST	NMI INTERUP STATUS REG
D40E	NMIEN	NMI INTERUPT ENABLE		
D4 UD	· ·		PENV	LIGHT PEN REG. VERT
D40C			PENH	LIGHT PEN REG HORZ.
D40 B			VLOUNT	VERTICAL LINE COUNTER
D40A	WSYNC	WAIT FOR HBLANK SYNCHRONISIM		
D409	CHBASE	CHARACTER BASE ADDRESS REG.	:	
D4 08				
D407	PMBASE	PLAYER-MISSILE BASE ADDRESS REG.		
D406		Part of the programme and the control of the contro	,	
D4 05	VSCRULL	VERT, SCRULL REG.		
D4 04	HSCRULL	HORIZ, SCROLL REG.	:	
D4 03	DLISTH	DISPLAY LIST POINTER (HIGH BYTE)		
D402	DLISTL	DISPLAY LIST POINTER (LOW BYTE)	The second of th	
D4 01	CHACTL	CHARACTER CONTROL REG.		
D400	DMACTL	DMA CONTROL REG.		

POKEY ADDRESSES

	W	RITE	RI	EAD
	NAME	DESCRIPTION	NAME	DESCRIPTION
DBFF	REPE	EAT AS BELOW	63. MUF	RE TIMES
D80E	SKCTL	SERIAL PURT 4 KEY	SKSTAT	SERIAL PORT + KE STATUS REG.
DSOE	IRQEN	IRQ INTERVAL ENABLE	IRQST	IRQ INTERUPT STATUS REG
D80D	SERDUT	SERIAL PORT OUTPUT REG.	SERIN	SERIAL PORT IMPUT REG.
2080				
0808	POTGO	START POT SCAN SEQUENCE		
A080	SKRES	RESET STATUS (SKSTAT)	RANDOM	RANDOM NUMB. GENERATOR
D809	STIMER	START TIMERS	KBCODE	KEYBOARD CODE
D808	AUDCTL	AUDIO CONTRUL	ALLPOT	READ 8 LINE POT PORT STATE
D807	AVDC4	AUDIO CHAN, 4 CONTROL	POT7	-
D806	AUDF4	AUDID CHAN. 4 FREQUENCY	POT6	READ THE
D805	AUD C3	AUDIO CHAN, 3 CONTROL	POT5	VALUE OF ERCH POT
D804	AUDF3	AUDIO CHAN. 3 FREQUENCY	POT4	
0803	ANDCS	AUDIO CHAN, 2 CUNTRUL	POT3	
D802	AUDFZ	AUDIO CHAN. 2 FREQUENCY	POT2	
D801	AUDCI	AUDID CHAN, I CONTRUL	POTI	
D800	AUDFI	AUDID CHAN I	POTO	

PIA ADDRESSES

ADDRESS	W	RITE	READ			
TODKESS	NAME	DESCRIPTION	NAME	DESCRIPTION		
D FF	REF	EAT AS SHOWN	BELOW	MANY TIMES		
D C 03	PBCTL	PORT B CONTROL	PBCTL	SAME AS WRITE		
DC 02	PACTL	PORT A CONTRUL	PACTL	1)		
DCOI	PORTB	DIRECTION REGISTER IF PBCTL BITZ = 0 (OTHERWISE)	PORTB	SAME AS WRITE		
3 0 0 1	PORTB	JACK 2 + JACK 3 IF DIRECTION BITS ARE 1 *	PORTB	JACK 2 4 JACK 3 IF DIRECTION BITS ARE & *		
DCOD	PORTA	DIRECTION REGISTER IF PACTL BIT 2 = 0 (OTHERWISE V)	PORTA	SAME AS WRITE		
200	PORTA	TACK & + JACK I IF DIRECTION BITS ARE 1 **	PURTA	JACK + JACK IF DIRECTION BITS ARE 6		

* NOTE; OUTPUT DATA IS RETAINED IN JACK OUTPUT REGISTERS,
IF DIRECTION BITS ARE TRUE, A READ OF THE
JACKS WILL READ OLD DATA FROM THESE REGISTERS.

POKEY PIN LIST (CO12294)

NAME	TYPE	MAX. CAP.	DESCRIPTION
VDD.			+5 Y POWER
VSS			GROUND
(50,CSI	IN	7PF	CHIP SELECTS
A 0 - A 3	1/	7 Pf	ADDRESS BUS
φ ₂	IN	14 Pf	CLOCK FROM MP (1.78 MHZ)
R/W	IV	7 PF	READ-WRITE CONTROL
IRA	PD	15 P4	INTERUPT REQUEST TO MP
D8-D7	IN+TS	15 PF	DATA BUS
AUD	AU		AUDIO OUTPUT
KB-K5	PD+R		KEYBOARD SCAN DUTPUTS
KRI, KRZ	1 N	7 PF	KEYBOARD SLAN INPUTS
P8-P7	S+PD	15 PF	POT SCAN
SID	S	7 Pt	SERIAL FORT INPUT DATA
SOD	PD	15 PF	SERIAL PORT OUTPUT DATA
BCLK	IN+1=D	15 PF	BI-DIRECTIONAL SERIAL PORT CLOCK
OCLK	PD	15 PF	OUTPUT SERIAL PORT CLOCK

PIN #	NAME	PIN #	NAME
1	VSS	40 .	D2
2	D3	39	Dl
3	D4	38	. D 0
4	D5	37	AUD
5	D6	36	A O
6	D7	35	Al
7	Ø2	34	A2
8	P7	33	A3
9	P6	32	R/W
10	P5	31	CSl
11	Pl4	30	CS9 ·
12	23	29	·IRQ
13	P2	28	SOP
14 .	Pl	27	DCLK
15	P 0	26	BCLK
16	KR2	25	KRl
17	VDD	24	SID
18	<u>K5</u>	23	KO
19	K4	22.	Kl
20	<u>K3</u>	21	K2

CTIA PIN LIST (CD12295)

NAME	TVrE	MAX.CAP.	DESCRIPTION
VDD			+5 V POWER
VSS_			6-ROUND
C50, C51	IN	7 PF	CHIP SELECTS
A0-A4	IN	7 FF	ADDRESS BUS
Ø2	IN	14 PF	CLOCK FROM MP (1.78 MHZ)
DSC	CLK	7 PF	OSCILLATOR INPUT (3.58 MHZ)
FØ 9	PD+RD		FAST CLOCK TO ANTIC (3.58 MHZ)
R/W	IN	7 PF	READ-WRITE CONTROL
HALT	1 N	7 PF	HALT REQUEST FROM ANTIC
PAL	11	14 PF	PAL COLOR CLOCK (PAL VERSION ONLY)
DEL	Y	50 PF	COLOR DELAY ADJUST
ANO-ANZ	IN	7 PF	VIDEO FROM ANTIC
CSYN	PD+RD		COMPOSITE SYNC BUTPUT
TB - T5	PD		LUMINANCE DUTPUT
COL	PD		COLOR DUTPUT
D-9-D3	IN+TS	15 PF	DATA BUS
D4-D7	IN+PD	15 Pf	DATA BVS
T8-T3	IN+R	25 PF	TRIGGER INPUTS
S0-S3 .	IN+PD+R	25 PF	CONSOLE. SWITCH INPUTS-OUTPUTS

PIN #	NAME	- 0	PIN #	NAME	PIN#	NAME
1	Al		40	A2		i
2	AÐ		39	A3	16	DEL
3	VSS		38	A ¹	. 17	COL
14	[*] D3		37	D4	18	PAL
5	D2		36	. D5	19	ANO
6	Dl		35	D6	20	ANI
.7	De		34	D7	25	CSYN
8	TO		33	R/W	24	LO.
9	Tl		32	CSI	23	LI
10	T2		31	CS 9	22	LZ
11	T3		30	ø2	21	AN2
12	Se		29	FØ⊖		
13	Sl·		28	OSC		
14	S2 *	j	27	VDD		
15	S3:\		26	HALT		

42 361 50 SHETS 5 SQUARE 42 369 260 SHETS 5 SQUARE 42 369 260 SHETS 5 SQUARE 5 SQUAR

STATIC PIN SPECS.

MIN

MAX

UNITS

Ma

VOLTS

VOLTS

0,8

	IN (NORMAL INPUT)	INPUT LOGIC & LEVEL	2.0	0,8	VOLTS VOLTS
	S(SCHMITT TRIGGER)	INPUT LOW THRESHOLD INPUT HIGH II HYSTERISIS	1.0	2.6	VOLTS VOLTS VOLTS
20 20 20 20 20 20 20 20 20 20 20 20 20 2	Y (COLOR ADJUST)	ADJUSTMENT RANGE	3.0	6.0	VOLTS
15 5 SOUARE 15 5 SOUARE 15 5 SOUARE	R(DEPLETION PU)	OUTPUT LOGIC LEVEL @-100MA	2.4		YOLTS
2 381 50 SHEET 2 382 100 SHEET 2 389 200 SHEET	RD(DRIVEN DEP- LETION PULL UP)	DUTPUT LOGIC I LEVEL -200 MA	7.8		VOLTS
Mariowat.	PD (PULL DOWN)	OUTPUT LOGIC & LEVEL® 1,6 mo		0.4	VOLTS
2000	PULLUP)	OUTPUT LOCIC I LEVEL @-1000	FIRENT	IAI	VOLTS
	PP (PUSH PULL)	SAME AS PO AND PU	DLIVII	AL	

PLUS OFF LEAKAGE @ 2.4 V .

INPUT LOGIC I LEVEL

TS (TRI STATE) SAME AS PD AND PU

AU (AUDIO OUT) SEE NEXT PAGE

CLK (CLOCK INPUT) INPUT LOGIC & LEVEL

PARAMETER



TYPE

AVD (AUDIO OUTPUT)

Sixteen Open-Drain outputs in parallel (4 device sizes)


CHARACTERISTIC	MIN	TYP	MAX	UNIT
Measured with 10 K.n. pull-up to 4.7Vo	dc			
1 level	3.7		VCC	Vdc
\emptyset level (smallest dev:	ice)		3.7	Vdc
Ø level (next)			2.9	Vdc
\emptyset level (next)			1.8	Vdc
Ø level (largest device	ce)		1.2	Vdc
	•			
(Above are Stella Audi	io specs. prese	ntly tes	sted for	on Sentry)
Device "on" impedence	@ 5v			
(small device)	14.3			K.A.
(next)	7.1			K-V-
(next)	3.6			Kr
(largest device)	1.8			K-v-
Device "on" impedence	@ 2.5v			
(small device)	8.8			KAL
(next)	4.4			KJ
(next)	2.2			K.
(largest device)	1.1			K.J.


ANTIC PIN LIST (CO12296)

	NAME	TYPE	MAX. CAP.	DESCR	RIPTION	
*	VDD			+SV POW	ER	
	VSS			GROUND		
	ФӨ	PD+RD	15 PF	CLOCK TD A	UP (1.78 A	142)
	02	11	15 PF	CLUCK FROM	MP(1.78	MHZ)
	R/W	1N+PU	7 PF	READ-WRITT	•	•
	HALT	PP		HALT REQUES	TO MP A	UD CTIA
	RDY	PP		WAIT REGVES	TOMP	
	NMI	PP		INTERVPT R	ERVEST TO	MP
	FØO	CLK	7 PF	LLOCK FROM	CTIA (3,5	8 MHZ)
	RES	1 /		POWER ON R	ESET	
	LP	S		LIGHT PEN	INPUT	
-	REF	PP		REFRESH CO.	NTRUL TO R	AM5
To the contemptable for	RNMI	1N .		RESET USIN	GNMIIN	TERUPT
	ANG-ANZ	PP		VIDED TO C	TIA	-
	AB-A3	IN + T5	15 PF	ADDRESS B	VS	
r	A4 - A7	TS	15 PF	ADDRESS B	IUS	
	A8 - A15	IN+TS	15 PF	ADDRESS D	3 US	
	D0 - D7	IN + T5	15 PF	DATA BUS		
1	PIN #	NAME	PIN #	NAME	PIN#	NAME
	1 .	VSS	40	D7		
	2	LP	39	D6	16	Ale
	3	AN2	38	D5	17	All
	4	ANI	37	D4	18	A 12
	5	ANG	36	RES	19	A 13
	6	RNMI	35	FØ⊖	20	Ø5
	7 8	HALT	34	ØÐ		
	9	REF	33	D3	25	A 8
	10	. A 3	32	D2	24	A 15
	11	A2	30	D1 D0	22	. A 14
	12	Al	29	A4	21	VDD
	13	.A.6	28	A 5		
	14	R/W	27	A 6		
	15	RDY	26 .	A 7		

7.60

2 %





				•	- 1	NA	NE.	123-4 CODE	D	ESCR	1777 W	4 Cs	EE I	DIS PLA	7 ms	DE CH	HART FOR D
IT ASSI 6	MM	FNTS	•		ø	BLA	H K "	0000	1-8	LIME	3 of	BACKE	SROUNI	000	R		
DmA					1	"JUN	^ P"	0001									ITER;
CKISONHD		For BK			2	40/2	uc	0010							- EAC+	A CELL	1/2 CLK+ 1 LIA ADDRESS THE
יבירא 37	18K-17	28 - 32			3	40/2	ur	0011							- 3Am	E AXOO	10) EXCEPT
een, Taren, 1P		12 DLY			. 4	40/4	×I	0100	3214	0H8 (1	HARACI	rens/U	NE 47	8+2	- EACH	CELL	I CLK & I LINI
IKSLES	DMA				5	404	×2	0101	32/4	0/48 =	HARAC	HUS 14	NFL 4x	1-8×2	- SAN	12 AS (OLDO) EXCEPT
A EMABU						20/5	r1	0110	1612	5/24 (CH A RAC	TENSI	UN- 8	3x8x1	FACH	CELL	ICUX + LUNE
M ENABL		. 1-	SINEL	EUNE	6	20/5,		0111	16/20	124 C	HARACT	ifns I l	1452 3	12848	SAM	AS ((0110)
STRUCTI	ON 1	DWA E	NABL	E	7			Logia	-				CELL I				CLK F 8U NES
rol Br	r ass	71915	MENT	5:	8	40*	T	1000	FAC	H BYT	E 4CF	us × 2	BITS -	→ 3cour	ns + Bk	ENH EF	EACH CELL LKY4UNES
HADACHER T		LINE T	TYPE		9	80×7	2	1001	EAC	H BYTE	8CELL	SMIB	IT -> 1	caur	+ BKG	M & CON	EACH CELL
uf flect	3				Ą	80×4	1	1010	EAG	CH BYT	E TCE	454 21	BITS -	3ca	602>+B	PREUND	K × 4LINES e FORCH CEU
EGISTE	r B	SIT AS	5516H	MATE	5. B	160×	2×2	1011	1281 EAC	160/197 158 K	- MEW F_ BCE	WY M	P CEU!	S FA	CH CE	resune	LK 7 2 LINES FACH CELL
TRUCTION				75.	J. c	160+7	2-1	1100	1281	160/19	2 MEN	w hove	AP CELL	S FA	CH CE	u 1a	LX X I LINE E FACH CELL
165						160×	tr	110(1281	601197	L ME	MORLY N	APCEL	LS FA	KH CE	16 10	CLK + 2 LINES
(code Da			, ,	(->	D												CLK × LUHE
WBENL OF	UNE	>-1	(D-7) -	(1-8)	E	160×2	2×1	1110	FAC	H BY	TE 40	EUS *	2 BITS	·→ 3cc	xxis +	BKERN	DEFACHCELL
(0001)	-0=				F	320,	1	.1111									D COTOV CEN
it fur u Ised	BUIL	UL.	SYNC		· · ·			ADOR					ATS B		0000	- Oktober	7000
IRUCT 18A	15 ((ODES	0010	-1111)					Culas	CLESS	Τ		T	Γ	т	T	1
D MSC	FLAC	o ta	m	CH	DAMA	FIL		0/5"		SEVECT	-CHAR	ACTER	ADDRES	S (87	1 57 HC C K	- (ser	
BYTES:					PurAT:			0,0111)		-				•			
TICAL SC		CONT	Mar.	, 0	(0,,,,		"4	012	BLANK	11.	CHARG	CTER	ADORE	55 (8	BYTE (CHAR) -	-
1 1 2 C C D							(00	10,0011)	FUNG	CH6.	CH5 -	LOVER	CASE	<u>.</u>	1	1	!
USCRO 120MMC		א אני	FNADI	(F			"77	014"	TUBLE	L		(Tr.	ADDR	1	BAIR !	(400))
NASUE		Y LAS		-				00,0101)	caor		+	490	110010	1722	1311-	1	
URRANT							(- 1	- 1		# TU61	GUE CO	non-	FORCE	. 10 C	DOE TO	> 11	
P	AB15	HEA T	ABI3	AB13	ABII	OISA	AB9	ASK	A87	AB6	A85	A34	AB3	AB2	ABI	ABO	t
RAM REFRESH	Φ	φ	Φ	Φ	φ	φ	Φ	Ф	Φ	RF6	RF5	RF4	RF3	RF2	RF1	RFØ	
BIFUT 24	037	036	085	084	083	082	025	OSI	050	V7	16	V5	Ut	v 3	V2	VI	
	Pare 7	86	085	084	083	052	051	05¢	V7	16	V5	VT	V 3	12	VI	VΦ	
DISPLY UST INSTR FFILL	DU5	DLH	DL 13	D-12	DLII	DLIO	acs	DLC8	ac7	DC6	DC5		DLC3	DLC2	aci	αρ	
MAMORY SCAM CHARLOR MIN)	MS15	ms14	MS13	ms12	msci	msc10	msc9	msc8	msc7	nsc6	msc5	M>C4	msc3	mX2	msci	msc p	
HAR '7015"	C87	CB6	(85	C84	CB3	(82	CBI	CHS	CH4	CH3	CHZ	CHI	L	Δm2	Δmi	Δmφ	
FETCH 4014		Clio	CB5	СВЧ	CB3	CBZ	CHG	CH5	CH4	снз	CHZ	CHI	CHO	Dm2	ΔMI	Dm¢	
40/201			1	1			1	1	Cni	1,113	1	1 -11	-117	I DIVE	This.	I ning	. 1

OS = OBJECT SEUCT OII = MESLES 100 = 70 110 = PZ 111 = P3 19 = 101

	AMMC,	SYSTEM R	ssance	Consciudi	104	a confidence as the control of the c	-			
HOW MUCH CHARACTER MAP OR MEMORY MAP REMOVER OF CYCUS USED FOR										
	MUCH TIME				(INCL DY) FRANK (AS 200762 LINES X)					
			ST AND CHAR 192: MARSY			192 LINES X				
	ACTUE SCOTON	128 CLOCKS	160 CLOURS	192 CLOCKS	128 CLOCKS	Trocións				
	BACKGROUND,	4	4	Α.	3	3.	3,			
	GR. DISPLAT	φ	φ	Φ						
	2015 (2UNE)	128	240	360	77.02	4110	6153			
	(SIZ BYM CHARAIN)	12121	(5.9)	(8.8)	(7.71)	(14,39)	(21.55)			
1	245 (1 LINE)	256	480	720	2346	4374	6543			
- 1	CHARACTERS (SIZ BYTE CHARSEN)	11 21	(11.7)	(17.6)	(8.21)	(15,32)	(22,91)			
1	40/4 (ZUHE)	254	480	720	4394	8214	12303			
1	CHARACTERS		(11.7)	(35.2)	(15.39)	(28.76)	(43,08)			
-	10/4 (1442551)	(6.3)			en en en entage. Vers i productivaria particular par en el Productiva de la companya del companya de la companya de la companya del companya de la companya del la companya de la companya	A STATE OF THE PARTY OF THE PAR				
- 1	CHARACINS	512	960	1440	4650	8694	13023			
(IKBYTE CHORSTI		(23,4)	(35.2)	(16,28)	(30,44)	(45.60)			
- 1	40/2 (UCASE) CHARACTERS	512	960	1440	4650	8694	13023			
- 1	(IKBALE CHAUSE)		(23.4)	(35,2)	(16,28)	(30,44)	(45,60)			
- 1	Holz (ulcast)	416 (ums	760 (uns)	1152	4599 (4ms)	8379 (4M)	12696			
	CHARUCTERS (IKBYTILCHARIA)	(10.2)	(18.6)	28.1	(16.10)	(29.34)	(44,46)			
-	40/4 case	128	240	360	154	270	393			
- 1	MEMMAP	(3,1)	(5.9)	(8,8)	(0.54)	(0.95)	(1,.38)			
-	80/2 COLOR	256	480	720	298	534	783			
(MEMMAP	(6.3)	11.7	(17.6)	(1.04%)	(1.87)	(2.74)			
+	80/4: Color /	512	960	1440	554	1014	1503			
(HLINE XZCLOCK)	(17,5)	(23,4)	(35.2)	(1.94)	(3.55)	(5,26)			
+	150/2cour	1024	1920		and the second s		3003			
(ZUHETICIONS		(46.9)	2880 (70.3)	109.8 (3.84)	7072 (7.08)	(10.52)			
+-	MEMMAR) 160/2(OLOP	(2 5)		A Part of the Control	PARAMETER STATE OF THE	4038	. 6003			
	INHEXT CLOCK)	2048	3840	5760	2186		(21.02)			
+	mump 160/4COLOR	(50)	(93.8.)	(140,6)	(7,65)	(14,14)				
	(2114E+1CLOU)	2048	3840	5760	2122	3942	5883			
	Munap	(50)	(93,8)	(140,6)	(7.43)	(13,30)	(20.60)			
	JUNE x 1(1000)	4096	7680	11520	4234	787.8	11763			
	mum map	(100)	(187,5)	(281.3)	(14,86)	(27.59)	(41.19)			
	370/2 LEUFL	4096	7680	11520	4234	787.8	11763			
	men mas	(100)	(187.5)	(281.3)	(14,86)	(27.59)	(41,19)			
1		CENTER OF SCREEN	STANDARD	WAXIMIN-	CENTER	O SFO MATZ	MATIMUM-			
		0 00,000, 1		0 . 1. 5 . 110 -						